
MOSTEK 1980 MEMORY DATA BOOK AND DESIGNERS GUIDE




1980 Memory Data Book and Designers Guide

Copyright © 1980 Mostek Corporation (All rights reserved)
Trade Marks Registered ®
Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.
The "PRELIMINARY" designation on a Mostek data sheet indicates that the product is not characterized. The specifications are subject to change, are based on design goals or preliminary part evaluation, and are not guaranteed. Mostek Corporation or an authorized sales representative should be consulted for current information before using this product. No responsibility

is assumed by Mostek for its use; nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights, or trademarks of Mostek. Mostek reserves the right to


PRINTED IN USA June 1980 STD No. 14822

make changes in specifications at any time and without notice.






1980 MEMORY DESIGNERS GUIDE





1980 MEMORY DATA BOOK **Table of Contents Order Information** П **Packaging** Sales Office Locations III **Read Only Memory** Dynamic Random Access Memory Static VI Random Access Memory **Pseudostatic** VII Random Access Memory



1980 MEMORY DATA BOOK

FUNCTIONAL TABLE OF CONTENTS

1 -	· Table of Contents	
	Functional Table of Contents	
	Designer Guide Table of Contents	I—3
		I—5
11 -	Order Information / Packaging	
		⊪—1
	Package Descriptions	II—3
III -	Sales Office Locations	
		III—3
	•	
		<u>III—5</u>
	International Sales and Marketing Office	cesIII—7
IV	- Read-Only Memory 16K ROMs	
	MK34000(P/J/N)-3	2048 x 8-Bit
	MK34073(P/J/N)-3	2048 x 8-Bit Character GenIV—5
	64K ROMs	
	MK36000(P/J/N)-4/5	8192 x 8-Bit
	MK37000(P/J/N)-5	8192 x 8-BitIV—11
	Programmable ROMs	
	MK2716(J)-5/6/7/8	2048 x 8-BitIV—15
	MK2716(J)-12	2048 x 8-BitIV—21
	MK2764(J)-8	8192 x 8-Bit
٧ -	Dynamic-Random Access Mem	nory
	4K Dynamic RAMs	
	MK4027(J/N)-2/3	4096 x 1-Bit
	MK4027(J/N)-4	4096 x 1-Bit
	MK4096(K/N)-6/16/11	4096 x 1-Bit
	MK4200(K/N)-11/16	4096 x 1-Bit
	16K Dynamic RAMs	
	MK4116(J/N/E)-2/3	16,384 x 1-Bit V—33
	MK4116(J/N/E)-4	16,384 x 1-Bit V—43
	MK4516(N/E)-10/12/15	16,384 x 1-Bit V—47
	32K Dynamic RAMs	
	MK4332(D)-3	32,768 x 1-BitV—57
	64K Dynamic RAMs	
	MK4164(N/E)-12/15	65,536 x 1-Bit

1980 MEMORY DATA BOOK

VI -	 Static Random-Access Memory 4K Static RAMs 	
	MK2147(J)-55/70/85	4096 x 1-BitVI—1
	MK4104(Ĵ/N/E) Series	4096 x 1-BitVI—5
	8K Static RAMs	
	MK4118(P/J/N) Series	1024 x 8-Bit
	MK4801A(P/J/N) Series	1024 x 8-BitVI—17
	16K Static RAMs	
	MK4802(P/J/N) Series	2048 x 8-Bit
VII	- Pseudostatic Random-Access N	Memory
	MK4816(N)-3/4/5	2048 x 8-Bit VII—1
	Screening and Lot Conformance Compai Military (MKB) Products Guide	VIII—3
IX -	Military/High Reliabilty Data Sh	eets
	MKB36000(P/J)-80/83/84	65,536 x 1-BitIX—1
	MKB2716(T/J)-87/88/90	2048 x 8-Bit
	MKB4027(J)-83/84	4096 x 1-BitIX—9
	MKB4116(P/J)-82/83/84	40,004 - 4,00
	MKB4116(E/F)-83/84	16,384 x 1-BitIX—13
	MKB4104(P/J/E)-84/85/86	4096 x 1-Bit
	MKB4118(P/J)-82/83	1024 x 8-BitIX—21

1980 MEMORY DESIGNERS GUIDE

TABLE OF CONTENTS

X -	Dynamic Random Access Memo	ry
	TÉCHNOLOGY	Dynamic MOS RAMs
	APPLICATION NOTE	An In-Depth Look at Mostek's High
		Performance MK4027X—9
	APPLICATION NOTE	Compatible MK4027 and MK4116 Memory
		System Designs
	APPLICATION NOTE	Z80 Interfacing Techniques for Dynamic RAM X—39
	TESTING	A Testing Philosophy for 16K Dynamic Memories X—55
	TESTING	Optimized Testing of 16K RAMs X—67
	TESTING	Terminal Characteristics of the MK4116 X—71
	TESTING	Addressing Considerations When Testing the MK4116X—73
	TESTING	MK4116 Post Burn-In Functional Test Description X-77
	TESTING	Test Implications of Higher Speed 16K RAMX—85
	TECHNICAL BRIEF	16K-The New Generation Dynamic RAMX—91
	APPLICATION NOTE	Printed Circuit Board Layouts for the Compatible
		Dynamic RAM FamilyX—97
	TECHNOLOGY BRIEF	Semiconductor Memory in the 80's X—107
XI -	Static Random-Access Memory	
	TECHNOLOGY	Polysilicon-Load RAMs Plug Into Mainframes or
		Microprocessors XI—1
XII	- Read Only Memory	
	APPLICATION NOTE	Minimizing Threshold Voltage Temperature
		Degradation with a Substrate Bias Generator XII—1
	PROGRAMMING GUIDE	MOS Read-Only Memories XII—7
	TECHNICAL BRIEF	MK36000 High Speed/Low Power 64K ROMXII—11
XIII	- Technology	
	APPLICATION NOTE	Mostek's BYTEWYDE Memory Products XIII—1
	APPLICATION NOTE	Design Memory Boards for RAM/ROM/EPROM
		Interchange XIII—11
	APPLICATION NOTE	Resolving Microprocessor Memory Bus
		Contention
	TECHNOLOGY	N-Channel MOS—Its Impact on Technology XIII—21
	TECHNICAL BRIEF	An Update on MOS ROMsXIII—33
	TECHNICAL BRIEF	Evolution of MOS Technology XIII—41
	TECHNOLOGY	Wide-Word RAMs XIII—49
ΧIV	- Memory Systems	
	Custom System Engineering	XIV—1

1980 MEMORY DATA BOOK

NUMERICAL INDEX

MK2147(J)-55/70/85	VI—1
MK2716(J)-5/6/7/8	IV—15
MK2716(J)-12	IV—21
MKB2716(T/J)-87/88/90	IX—5
MK2764(J)-8	IV—25
MK34000(P/J/N)-3	IV—1
MK34073(P/J/N)-3	IV—5
MK36000(P/J/N)-4/5	IV—7
MKB36000(P/J)-80/83/84	IX—1
MK37000(P/J/N)-5	IV—11
MK4027(J/N)-2/3	V—1
MK4027(J/N)-4	
MKB4027(J)-83/84	IX—9
MK4096(K/N)-6/16/11	V—17
MK4104(J/N/E) Series	VI—5
MKB4104(P/J/E)-84/85/86	IX—17
MK4116(J/N/E)-2/3	V33
MK4116(J/N/E)-4	
MKB4116(P/J)-82/83/84, MKB4116(E/F)-83/84	IX—13
MK4118(P/J/N) Series	VI—11
MKB4118(P/J)-82/83	IX—21
MK4164(N/E)-12/15	
MK4200(K/N)-11/16	V—25
MK4332(D)-3	
MK4516(N/E)-10/12/15	V—47
MK4801A(P/J/N) Series	VI—17
MK4802(P/J/N) Series	
MK4816(N)-3/4/5	VII—1

1980 MEMORY DATA BOOK **Table of Contents Order Information** 11 **Packaging** III Sales Office Locations Read Only Memory Dynamic Random Access Memory Static Random Access Memory **Pseudostatic** Random Access Memory

VIII Military/Hi-Rel




MILITARY/ HI.REL PRODUCTS

ORDER PKG INFORM

ORDERING INFORMATION

Factory orders for parts described in this book should include a four-part number as explained below:



1. Dash Number

One or two numerical characters defining specific device performance characteristic.

2. Package

P - Gold side-brazed ceramic DIP

J - CER-DIP

N - Epoxy DIP (Plastic)

K - Tin side-brazed ceramic DIP

T - Ceramic DIP with transparent lid

E - Ceramic leadless chip carrier

3. Device Number

1XXX or 1XXXX - Shift Register, ROM

2XXX or 2XXXX - ROM, EPROM 3XXX or 3XXXX - ROM, EPROM

38XX - Microcomputer Components

4XXX or 4XXXX - RAM

5XXX or 5XXXX - Counters, Telecommunication and Industrial

7XXX or 7XXXX - Microcomputer Systems

4. Mostek Prefix


MK-Standard Prefix


MKB-100% 883B screening, with final electrical test at low, room and high-rated temperatures.




Package Descriptions


Dual-In-Line Double Density Ceramic Package (D) 18 Pin







Ceramic Flat Package (F) 16 Pin







EPROM Hermetic Package (T) 24 Pin







Plastic Dual-In-Line Package (N) 16 Pin







Plastic Dual-In-Line Package (N) 18 Pin







Plastic Dual-In-Line Package (N) 24 Pin






Plastic Dual-In-Line Package (N) 28 Pin







ORDER PKG INFORM


Ceramic Dual-In-Line Package (P) 16 Pin







Ceramic Dual-In-Line Package (P) 18 Pin







Ceramic Dual-In-Line Package (P) 24 Pin







Ceramic Dual-In-Line Package (P) 28 Pin







Cerdip Hermetic Packaging (J) 16 Pin







Cerdip Hermetic Packaging (J) 18 Pin







Cerdip Hermetic Packaging (J) 24 Pin






Cerdip Hermetic Packaging (J) 28 Pin





Leadless Hermetic Chip Carrier (E) 18 Pin







Figure A

Leadless Hermetic Chip Carrier (E) 18 Pin







Figure B

E-PACK CARRIER PINOUT

Pin #	MK4104	MK4116	* MK4516	** MK4164
1	Ao	V _{BB}	RFSH	RFSH
2	A ₁	DIN	DIN	DIN
3	A ₂	WE	WRITE	WRITE
4	A3	RAS	RAS	RAS
5	A ₄	N/C	N/C	N/C
6	A ₅	A _O	Ao	A _O
7	D <u>ou</u> t	A ₂	A ₂	A ₂
8	WE	A ₁	A ₁	Α1
9	VSS	V _{DD}	Vcc	Vcc
10	CE	v _{cc}	N/C	A ₇
11	DIN	A ₅	A ₅	A ₅
12	A ₁₁	A4	l Aa	A4
13	A ₁₀	A ₃	A ₃	Α3
14	A ₉	N/C	N/C	N/C
15	A ₈	A ₆	A ₆	A ₆
16	A ₇	POUT	POUT	D _{OUT}
17	A ₆	CAS	CAS	CAS
18	Vcc	VSS	V _{SS}	VSS
ł		1	ľ	l

(E-PACKS for MK4516 and MK4164 will be offered at a later date)




- * The chip carrier for MK4116 and MK4516 will be per Figure A.
- ** The chip carrier for MK4164 will be per Figure B.

1980 MEMORY DATA BOOK **Table of Contents Order Information** 1 Packaging SALES OFFICES **Sales Office Locations** Read Only Memory IV Dynamic Random Access Memory Static Random Access Memory **Pseudostatic** Random Access Memory Military/Hi-Rel Military/Hi-Rel IX

Products -

H-REL

Mostek - Technology For Today And Tomorrow







TECHNOLOGY

From the beginning, Mostek has been recognized as an innovator. In 1970, Mostek developed the MK4006 1K dynamic RAM and the world's first single-chip calculator circuit, the MK6010. These technical breakthroughs proved the benefits of ionimplantation and cost-effectiveness of MOS. Now, Mostek represents one of the industry's most productive bases of MOS/LSI technology. Each innovation in memories, microcomputers and telecommunications - adds to that technological capability.

QUALITY

The worth of a Mostek product is measured by its quality. How well it's designed, manufactured and tested. How well it works in your system.

In design, production and testing, our goal is meeting the spec every time. This goal requires a strict discipline, both from the company and from the individual. This discipline, coupled with a very personal pride, has driven Mostek to build in quality at every level, until every product we take to the market is as well-engineered as can be found in the industry.

PRODUCTION CAPABILITY

Mostek's commitment to increasing

production capability has made us the world's largest manufacturer of dynamic RAMs. In 1979 we shipped 25 million 4K and 16K dynamic RAMs. We built our first telecommunication tone dialer in 1974; since then, we've shipped over 5 million telecom circuits. The MK3870 single-chip microprocessor is also a large volume product with over two million in application around the world. To meet the demand for our products, production capability must be constantly increased. To accomplish this, Mostek has been in a constant process of expanding and refining our production capabilities.

THE PRODUCTS


Telecommunications and Industrial Products


Mostek has made a solid commitment to telecommunications with a new generation of products, such as Integrated Pulse Dialers, Tone Dialers, CODECs, monolithic filters, tone receivers, A/D converters and counter time-base circuits.

Since 1974 over five million telecom circuits have been shipped, making Mostek the leading supplier of tone/pulse dialers and CODECs.

Memory Products

Through innovations in both circuit







design, wafer processing and production, Mostek has become the industry's leading supplier of memory products.

An example of Mostek leadership is our new BYTEWYDE™ family of static RAMs, ROMs, and EPROMs. All provide high performance, N words x 8-bit organization and common pin configurations to allow easy system upgrades in density and performance. Another important product area is fast static RAMs. With major advances in technology, Mostek static RAMs now feature access times as low as 55 nanoseconds. With high density ROMs and PROMs, static RAMs, dynamic RAMs and pseudostatic RAMs, Mostek now offers one of industry's broadest and most versatile memory families.

Microcomputer Components

Mostek's microcomputer components are designed for a wide range of applications.

Our Z80 family is the highest performance 8-bit microcomputer available today. The MK3870 family is one of the industry's most popular 8-bit single-chip microcomputers, offering upgrade options in ROM, RAM, and I/O, all in the same socket. The MK3874 EPROM version supports and prototypes the entire family.

Microcomputer Systems

Supporting the entire component product

line is the powerful MATRIX[™] microcomputer development system, a Z80-based, dual floppy-disk system that is used to develop and debug software and hardware for all Mostek microcomputers.

A software operating system, FLP-80DOS, speeds and eases the design cycle with powerful commands. BASIC, FORTRAN, and PASCAL are also available for use on the MATRIX.

Mostek's MD Series™ features both standalone microcomputer boards and expandable microcomputer boards. The expandable boards are modularized by function, reducing system cost because the designer buys only the specific functional modules his system requires. All MDX boards are STD-Z80 BUS compatible.

The STD-Z80 BUS is a multi-sourced motherboard interconnect system designed to handle any MDX card in any card slot.


Memory Systems

Taking full advantage of our leadership in memory components technology, Mostek Memory Systems offers a broad line of products, all with the performance and reliability to match our industry-standard circuits. Mostek Memory Systems offers add-in memory boards for popular DEC and Data General minicomputers.

Mostek also offers special purpose and custom memory boards for special applications.

MOSTEK.

U.S. AND CANADIAN SALES OFFICES



CORPORATE HEADQUARTERS

Mostek Corporation 1215 W. Crosby Rd. P. O. Box 169 Carrollton, Texas 75006

REGIONAL OFFICES

Eastern U.S./Canada Eastern U.S./ Carlada Mostek 34 W. Putnam, 2nd Floor Greenwich, Conn. 06830 203/622-0955 TWX 710-579-2928

Northeast U.S.

Mostek 29 Cummings Park, Suite #426 Woburn, Mass. 01801 617/935-0635 TWX 710-348-0459

Mid-Atlantic U.S.

Mid-Atlantic U.S. Mostek East Gate Business Center 125 Gaither Drive, Suite D Mt. Laurel, New Jersey 08054 609/235-4112 TWX 710-897-0723

Southeast U.S. Mostek
Exchange Bank Bldg.
1111 N. Westshore Blvd.
Suite 414 Tampa, Florida 33607 813/876-1304 TWX 810-876-4611

Central U.S. Mostek 701 E. Irving Park Road Suite 206 Roselle, III. 60172 312/529-3993 TWX 910-291-1207

North Central U.S.

Mostek 6125 Blue Circle Drive, Suite A Minnetonka, Mn. 55343 612/935-4020 TWX 910-576-2802

South Central U.S. Mostek 3400 S. Dixie Ave. Suite 101 Kettering, Ohio 45342 513/299-3405 TWX 810-473-2976

Michigan Mostek Livonia Pavillion East 29200 Vassar, Suite 520 Livonia, Mich. 48152 313/478-1470 TWX 810-242-2978

Southwest U.S.

Southwest U.S. Mostek 4100 McEwen Road Suite 237 Dallas, Texas 75234 214/386-9141 TWX 910-860-5437 Northern California

Mostek Mostek 1762 Technology Drive Suite 126 San Jose, Calif. 95011 408/287-5081 TWX 910-338-7338

Southern California Mostek 18004 Skypark Circle Suite 140 Irvine, Calif. 92714 714/549-0397 TWX 910-595-2513

Rocky Mountains

Rocky Mountains Mostek 8686 N. Central Ave. Suite 126 Phoenix, Ariz. 85020 602/997-7573 TWX 910-957-4581

Northwest Mostek 1107 North East 45th Street Suite 411 Seattle, Wa. 98105 206/632-0245 TWX 910-444-4030

OST

U.S. AND CANADIAN REPRESENTATIVES

ALABAMA

Beacon Elect. Assoc., Inc. 11309 S. Memorial Pkwy. 11309 S. Memorial Pl Suite G Huntsville, AL 35803 205/881-5031 TWX 810-726-2136

ARIZONA

Summit Sales 7336 E. Shoeman Lane Suite 116E Scottsdale, AZ 85251 602/994-4587 TWX 910-950-1283

ARKANSAS

Beacon Elect. Assoc., Inc. P.O. Box 5382, Brady Station Little Rock, AK 72215 501/224-5449 TWX 910-722-7310

CALIFORNIA Harvey King, Inc. 8124 Miramar Road San Diego, CA 92126 714/566-5252 TWX 910-335-1231

COLORADO

Waugaman Associates 4800 Van Gordon Wheat Ridge, CO 80033 303/423-1020 TWX 910-938-0750

CONNECTICUT New England Technical Sales 240 Pomeroy Ave. Meriden, CT 06450 203/237-8827

FLORIDA Beacon Elect. Assoc., Inc. 6842 N.W. 20th Ave. Ft. Lauderdale, FL 33309 305/971-7320

TWX 510-955-9834

Beacon Elect. Assoc., Inc. 235 Maitland Ave. P. O. Box 1278 Maitland, FL 32751 305/647-3498 TWX 810-853-5038

Beacon Elect. Assoc., Inc. 316 Laurie Melbourne, FL 32935 305/259-0648 TWX 510-950-7251

Beacon Elect. Assoc., Inc. 2280 U.S. Hwy 19 North Suite 163 Clearwater, FL 33515 813/725-4714 TWX 810-866-9739

GEORGIA

Beacon Elect. Assoc., Inc.* 6135 Barfield Rd. Suite 112 Atlanta, GA 30328 404/256-9640 TWX 810-751-3165

ILLINOIS Carlson Electronic Sales* 600 East Higgins Road Elk Grove Village, IL 60007 312/956-8240 TWX 910-222-1819

Rich Electronic Marketing* 599 Industrial Drive Carmel, IN 46032 317/844-8462 TWX 810-260-2631

Rich Electronic Marketing 3448 West Taylor St. Fort Wayne, IN 46804 219/432-5553 TWX 810-332-1404

Cahill, Schmitz & Cahill, Inc. 208 Collins Rd. N.E. Suite K Cedar Rapids, IA 52402 319/377-8219 TWX 910-525-1363

Carlson Electronic Sales 204 Collins Rd. N.E. Cedar Rapids, IA 52402 319/377-6341

KANSAS Rush & West Associates* 107 N. Chester Street Olathe, KN 66061 913/764-2700 TWX 910-749-6404

KENTUCKY

KENTUCKY Rich Electronic Marketing 5910 Bardstown Road P. O. Box 91147 Louisville, KY 40291 502/239-2747 TWX 810-535-3757

MARYLAND Arbotek Associates 3600 St. Johns Lane Ellicott City, MD 21043 301/461-1323 TWX 710-862-1874

MASSACHUSETTS
New England Technical Sales*
135 Cambridge Street
Burlington, MA 01803
617/272-0434
TWX 710-332-0435

MICHIGAN

MICHIGAN APJ Associates, Inc. 9880 E. Grand River Ave. Brighton, MI 48116 313/229-6550 TWX 810-242-1510

MINNESOTA Cahill, Schmitz & Cahill, Inc. 315 N. Pierce St. Paul, MN 55104 612/646-7217 TWX 910-563-3737

MISSOURI

MISSOURI Rush & West Associates 481 Melanie Meadows Lane Ballwin, MO 63011 314/394-7271

NEW JERSEY

Tritek Sales, Inc. 21E Euclid Ave. Haddonfield, NJ 08033 609/429-1551 215/627-0149 (Philadelphia Line) TWX 710-896-0881

NEW MEXICO

Waugaman Associates 9004 Menaul N.E. Suite 7 P. O. Box 14894 Albuquerque, NM 87112 505/294-1437

NORTH CAROLINA

ROATH CANCEINA Beacon Elect. Assoc., Inc. 1207 West Bessemer Ave. Suite 112 Greensboro, NC 27408 919/275-9997 TWX 510-925-1119

Beacon Elect. Assoc., Inc. 3901 Barrett Dr. 3rd Floor Raleigh, NC 27611 919/787-0330

NEW YORK

ERA (Engrg. Rep. Assoc.) One DuPont Street Plainview, NY 11803 516/349-1190 TWX 510-221-1849 Precision Sales Corp. 5 Arbustus Ln., MR-97 Binghamton, NY 13901 607/648-3686

Precision Sales Corp.* 1 Commerce Blvd. Liverpool, NY 13088 315/451-3480 TWX 710-545-0250

Precision Sales Corp. 3594 Monroe Avenue Rochester, NY 14534 716/381-2820

OHIO

Rich Electronic Marketing 7221 Taylorsville Road Dayton, Ohio 45424 513/237-9422 TWX 810-459-1767

Rich Electronic Marketing 141 E. Aurora Road Northfield, Ohio 44067 216/468-0583 TWX 810-427-9210

UREGUN
Northwest Marketing Assoc.
9999 S.W. Wilshire St.
Suite 124
Portland OR 97225
503/297-2581
TELEX 36-0465 (AMAPORT PTL)

PENNSYLVANIA CMS Marketing 121A Lorraine Avenue P.O. Box 300 Oreland, PA 19075 215/885-5106 TWX 510-665-0161

TENNESSEE

Beacon Elect. Assoc., Inc. 103 Sequoyan Dr. Suite #2 Suite #2 Johnson City, TN 37681 615/282-2421 TWX 810-575-8555

Rich Electronic Marketing 1128 Tusculum Blvd. Suite D Greenville, TN 37743 615/639-3139 TWX 810-576-4597

TEXAS Southern States Marketing, Inc. 14330 Midway Road, Suite 226 Dallas, Texas 75234 214/387-2489 TWX 910-860-5732

Southern States Marketing, Inc. 9730 Town Park Drive, Suite 104 Houston, Texas 77036 713/988-0991 TWX 910-881-1630

Waugaman Associates 2520 S. State Street #224 Salt Lake City, UT 84115 801/467-4263 TWX 910-925-4026

WASHINGTON

WASHINGTON Northwest Marketing Assoc. 12835 Bellevue-Redmond Rd. Suite 203E Bellevue, WA 98005 206/455-5846 TWX 910-443-2445

WISCONSIN

Carlson Electronic Sales Northbrook Executive Ctr. 10701 West North Ave. Suite 209 Milwaukee, WI 53226 414/476-2790 TWX 910-222-1819

CANADA
Cantec Representatives Inc.*
1573 Laperriere Ave.
Ottawa, Ontario
Canada K1Z 7T3
613/725-3704
TWX 610-562-8967 Cantec Representatives Inc. 83 Galaxy Blvd., Unit 1A (Rexdale) Toronto, Canada M9W 5X6 416/675-2460 TWX 610-492-2655

MOSTEK.

U.S. AND CANADIAN DISTRIBUTORS

ARIZONA Kierulff Electronics 4134 E. Wood St. Phoenix, AZ 85040 602/243-4101 TWX 910/951-1550 Wyle Distribution Group 8155 North 24th Avenue Phoenix, Arizona 85021 602/249-2232 TWX 910/951-4282

CALIFORNIA Bell Industries 1161 N. Fair Oaks Avenue Sunnyvale, CA 94086 408/734-8570 TWX 910/339-9378 Arrow Electronics 720 Palomar Avenue Sunnyvale, CA 94086 408/739-3011 TWX 910/339-9371 Kierulff Electronics 2585 Commerce Way Los Angeles, CA 90040 213/725-0325 TWX 910/580-3106 Kierulff Electronics 8797 Balboa Avenue San Diego, CA 92123 714/278-2112 TWX 910/335-1182 Kierulff Electronics 14101 Franklin Avenue Orange County, CA 92680 714/731-5711 TWX 910/595-2599 Schweber Electronics 17811 Gillette Avenue Irvine, CA 92714 714/556-3880 TWX 910/595-1720 Wyle Distribution Group Wyle Distribution Grou 124 Maryland Street El Segundo, CA 90245 213/322-8100 TWX 910/348-7111 Wyle Distribution Group 9525 Chesapeake Drive San Diego, CA 92123 714/565-9171 TWX 910/335-1590 Wyle Distribution Group 17981 Skypark Circle 17981 Skypark Circle Suite M Irvine, CA 92713 714/641-1600 TWX 910/348-7111 Wyle Distribution Group 3000 Bowers Ave. Santa Clara, CA 95051 408/727-2500 TWX 910/338-0296

COLORADO Kierulff Electronics 10890 E. 47th Avenue Denver, CO 80239 303/371-6500 TWX 910/932-0169 Wyle Distribution Group 6777 East 50th Ave. Commerce City, CO 80022 303/287-9611

CONNECTICUT
Arrow Electronics
12 Beaumont Rd.
Wallingford, CT 06492
203/265-77-0780
Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, CT 06810
203/792-3500
TWX 710/465-9405

FLORIDA Arrow Electronics 1001 N.W. 62nd St. Suite 108 Ft. Lauderdale, FL 33309 305/776-7790 TWX 510/955-9456 Arrow Electronics 115 Palm Bay Road, N.W. Suite 10 Bldg, 200 Palm Bay, FL 32905 305/725-1480 TWX 510/959-6337 Diplomat Southland 2120 Calume Clearwater, FL 33515 813/443-451 TWX 810/866-0436 Kierulff Electronics 3247 Tech Drive St. Petersburg, FL 33702 813/576-1966

GEORGIA Arrow Electronics 2979 Pacific Ave. Norcross, GA 30071 404/449-8252 TWX 810/766-0439 Schweber Electronics 4126 Pleasantdale Road Atlanta, GA 30340 404/449-9170

ILLINOIS
Arrow Electronics
492 Lunt Avenue
P. O. Box 94248
Schaumburg, IL 60193
312/893-9420
TWX 910/291-3544
Bell Industries
3422 W. Touthy Avenue
Chicago, IL 60645
312/982-9210
TWX 910/223/4519
Kierulff Electronics
1536 Lanmeier
Elk Grove Village, IL 60007
312/640-0200
TWX 910/222-0351

INDIANA Advent Electronics 8446 Moller Indianapolis, IN 46268 317/297-4910 TWX 810/341-3228 Ft. Wayne Electronics 3606 E. Maumee Ft. Wayne, IN 46803 219/423-3422 TWX 810/3321-562 Pioneer/Indiana 6408 Castle Place Drive Indianapolis, IN 46250 317/849-7300

IOWA
Advent Electronics
682 58th Avenue
Court South West
Cedar Rapids, IA 52404
319/363-0221

MASSACHUSETTES
Kierulff Electronics
11 Fortune Drive
Billerica M M321
TIVX 319-5134
Lionex Corporation
1 North Avenue
Burlington, MA 01803
617/272-9400
TIVX 710/332-1387
Schweber Electronics
25 Wiggins Avenue
Bedford, MA 01730
617/275-5100
TWX 710/326-0268
Arrow Electronics
960 Commerce Way
Woburn, MA 01801
617/933-8130
TIVX 710/393-6770

MARYLAND Arrow Electronics 4801 Benson Avenue Baltimore, MD 21227 301/247-5200 TWX 710/238-9005 Schweber Electronics 9218 Gaither Rd. Gaithersburg, MD 20760 301/840-5900 TWX 710/828-9749

MICHIGAN Arrow Electronics 3810 Varsity Drive Ann Arbor, MI 48104 313/971-8220 TWX 810/223-6020 Schweber Electronics 33540 Schoolcraft Road Livonia, MI 48150 313/525-8100 TWX 810/242-2983

MINNESOTA Arrow Electronics 5251 W. 73rd Street Edina, MN 55435 612/830-1800 TWX 910/576-3125 Industrial Components 5229 Edina Industrial Blvd. Minneapolis, MN 55435 612/831-2656 TWX 910/576-3153 MISSOURI
Olive Electronics
9910 Page Blvd.
St. Louis, MO 63132
314/426-4500
TWX 910/763-0720
Semiconductor Spec
3805 N. Oak Trafficway
Kansas City, MO 64116
816/452-3900
TWX 910/771-2114

NEW HAMPSHIRE Arrow Electronics 1 Perimeter Rd. Manchester NH 03103 603/668-6968 TWX 710/220-1684

NEW JERSEY
Arrow Electronics
Pleasant Valley Avenue
Morecown N. (208057
609 233-500
Arrow Electronics
285 Midland Avenue
285 Midland Avenue
201/197-500
TWX 710-7988-2206
Kieruff Electronics
3 Edison Place
Fairfield, NJ 07006
201/27-7880
201/875-6754
TWX 710-734-4305



CANADA

U.S. AND CANADIAN DISTRIBUTORS

NEW MEXICO Bell Industries 1728 Linn N.E. Albuquerque, NM 87123 505/292-2700 TWX 910/988-0625 Arrow Electronics 2460 Alamo Ave S.E. Albuquerque, NM 87106 505/243-4566 TWX 910/989-1679

NEW YORK

Arrow Electronics
Arrow Electronics
Fig. 19 Arrow Electronics
Fig. 20 Arrow Electronics
Fig. 21 Arrow Electronics
Fig. 22 Arrow Electronics
Fig. 21 Arrow Electronics
Fig. 22 Arrow Electronics
Fig. 22

NORTH CAROLINA Arrow Electronics 398 Burke St. Winston Salem, NC 27102 919/725-8711-3169 Hammond Electronics 2923 Pacific Avenue Greensboro, NC 27406 919/275-6391 TWX 510/925-1094 OHIO
Arrow Electronics
3100 Plainfield Road
Kettering, 0H 45432
513/253-9176
TWX 810/459-1611
Arrow Electronics
10 Knoll Crest Drive
Reading, 0H 45237
513/761-5432
TWX 810/461-2670
Arrow Electronics
6238 Cochran Road
Solon, 0H 44139
216/248-3990
TWX 810/427-9409
Schweber Electronics
23880 Commerce Park Road
Beachwood, 0H 44102
216/464-2970
TWX 810/427-9441
Pioneer/Cleveland
4800 EAst 131 st Street
Cleveland, 0H 44105
216/587-3600
Pioneer/Dayton-Industrial
1900 Troy Street
Dayton, 0H 45404
1513/236-9900

OREGON Kierulff Electronics 4273 NW Science Park Portland, OR 97227 503/641-9150 TWX 910/467-8753

PENNSYLVANIA Schweber Elestronics 101 Rock Road Horsham, PA 19042 215/441-0600 Arrow Electronics 4297 Greensburg Pike Suite 3114 Pittsburg, PA 15221 412/351-4000 Pioneer/Pittsburgh 560 Alpha Drive Pittsburgh, PA 15328 412/782-2300

SOUTH CAROLINA Hammond Electronics 1035 Lown Des Hill Rd. Greenville, SC 29602 803/233-4121 TWX 810/281-2233 TEXAS
Arrow Electronics
13715 Gamma Road
P.O. Box 401068
Dallas, TX 75240
2114/385-7500
910/860-5570
Quality Components
10201 McKalls
Suite D
10201 McKalls
Suite D
10201 McKall

UTAH
Bell Industries
3639 W. 2150 South
Salt Lake City, UT 84120
801/972-6969
TWX 910/925-586
Kierulff Electronics
3695 W. 1987 South St.
Salt Lake City, UT 84104
801/973-6913

WASHINGTON
Kierulff Electronics
1005 Andover Park East
Tukwila, WA 98188
206/575-4420
TWX 910/444-2034
Wyle Distribution Group
1750 132nd Avenue N.E.
Bellevue, Washington 98005
206/453-8300
TWX 910/443-2526

WISCONSIN Arrow Electronics 434 Rawson Avenue Oak Creek, WI 53154 414/764-6600 TWX 910/262-1193 Kierulff Electronics 2212 E. Moreland Blvd. Waukesha, WI 53186

Preico Electronics 2767 Thames Gate Drive Mississauga, Ontario Toronto L4T 1 G5 416/678-0401 TWX 610/492-8974 Preico Electronics 480 Port Royal St. W. Montreal 357 P.Q. H3L 2B9 514/389-8051 TWX 610/421-3616 Preico Electronics 1770 Woodward Drive Ottowa, Ontario K2C OP8 613/226-3491 Telex 05-34301 R.A.E. Industrial 3455 Gardner Court Burnaby, B.C. V5G 4J7 604/291-8866 TWX 610/929-3065 W.E.S. Ltd. W.E.S. Ltd. 1515 King Edward St. Winnipeg, Manitoba R3H OR8 204/632-1260 Telex - 07-57347 Zentronics Zentronics 141 Catherine Street Ottawa, Ontario K2P 1C3 613/238-6411 Telex 05-33636 Zentronics 1355 Meyerside Drive Mississauga, Ontario (Toronto) L5T 1C9 416/676-9000 Telex 06-983657 Zentronics 5010 Rue Pare Montreal, Quebec M4P 1P3 514/735-5361 Telex 05-827535 Zentronics 590 Berry Street St. James, Manitoba (Winnipeg) R2H OR4 204/775-8661 Zentronics 480A Dutton Drive

Waterloo, Ontario N2L 4C6 519/884-5700



INTERNATIONAL MARKETING OFFICES

EUROPEAN HEAD OFFICE

Mostek International 150 Chaussee de la Hulpe B-1170 Brussels Belgium (32) 2 6606924

Telex - 846 62011 MKBRU B

Mostek France S.A.R.L. 30, Rue de Morvan Silic 505 94623 Rungis Cedex (33) 1 6873414

Telex - 842 204049 MKFRANF F

GERMANY

Mostek GmbH Talstrasse 172 7024 Filderstadt 1 (Bernhausen) (49) 711 701045 Telex - 841 7255792 MKD

Mostek GmbH Friedlandstrasse 1 2085 Quickborn/Hamburg (49) 40 41062077/2078 Telex - 841 1213685 MKHA D Mostek GmbH Zaunkoenigstrasse 18 D-8021 Ottobrunn (49) 89 6091017-19 Telex - 841 5216516 MKMU D

ITALY Mostek Italia S.P.A.

Via G. da Procida, 10 I-20149 Milano (39) 2 3185337 or 3492696 Telex - 843 333601 MOSTEK I JAPAN

Sanyo Bldg 3F 1-2-7 Kita-Aoyama Minato-Ku, Tokyo 107 (81) 3 4047261 Telex 781 23686 J23686 MOSJAOY

Mostek Scandinavia AB

Magnusvagen 1 S-175 31 Jarfalla (46) 758-343-38 Telex - 854 12997 MOSTEK S UNITED KINGDOM

Mostek U.K. Ltd. Masons House, 1-3 Valley Drive Kingsbury Road, London, NW9 (44) 1 2049322 Telex - 851 25940 MOSTEK G

INTERNATIONAL SALES REPRESENTATIVES/DISTRIBUTORS

ARGENTINA

Rayo Electronics S.R.L. Belgrano 990, Pisos 6y2 1092 Buenos Aires (38)-1779, 37-9476 Telex - 122153

AUSTRALIA

Amtron Tyree Pty.Ltd. 176 Botany Street Waterloo, N.S.W. 2017 (61) 69-89 666 Telex - 25643

ALISTRIA

Transistor-Vertriebs GmbH Auhofstrasse 41 A A-1130 Vienna (43) 222-829.45.12 Telex - 13738

BRASIL

Cosele, Ltd. Rua da Consolação 867 01301 San Paulo (55) 11-257.35.35/258.43.25 Telex - 1130869

BELGIUM

14, Rue Pere de Deken B-1040 Brussels (32) 2-736.10.07 Telex - 25141

DENMARK

Semican APS Gammel Kongevej 184.5 DK-1850 Copenhagen (45) 1-22.15.10 Telex - 15987

FINLAND

S.W. Instruments Karstulantie 4 B SF-00550 Helsinki 55 (358)-0-73.82.65 Telex - 122411

FRANCE

4, Rue Barthelemy F-92120 Montrouge (33) 1-735.33.20 Telex - 204534

SCAIB 80, Rue d'Arcuil SILIC 137 F-94150 Rungis Cedex (33) 1-687.23.12 Telex - 204674

GERMANY

Neue Enatechnik GmbH Schillerstrasse 14 D-2085 Quickborn (49) 4106-61.22.95 Telex - 213.590

Dr Dohrenberg Bayreuther Strasse 3 D-1 Berlin 30 (49) 30-213.80.43 Telex - 184860

Raffel-Electronic GmbH Lochnerstrasse 1 D-4030 Ratingen (49) 2102-280.24 Telex - 8585180

Siegfried Ecker Konigsberger Strasse 2 D-6120 Michelstadt (49) 6061-2233 Telex - 4191630

Matronic GmbH Lichtenberger Weg 3 D-7400 Tubingen (49) 7071-24,43,31 Telex - 726.28.79

Dema-Electronic GmbH Blutenstrasse 21 D-8 Munchen 40 (49) 89-288018

HONG KONG

Cet Limited 1402 Tung Wah Mansion 199-203 Hennessy Road Wanchai, Hong Kong (5)-72.93.76 Telex - 85148

ISRAEL

Telsvs, LTD 12 Kehilat Venetsia St 482126 7 R

ITALY

Comprel S.r.L. Viale Romagna, 1 I-20092 Cinisello Balsamo (39) 2-928.08.09/928.03.45 Telev . 332494

JAPAN

Systems Marketing Inc. 4th Floor, Shindo Bldg. 3-12-5 Uchikanda Chivoda-Ku. Tokyo, 100 (81) 3-254.27.51 Telex - 25761

Teijin Advanced Products Corp 1-1 Uchisaiwai-Cho 2-Chome Chiyoda-Ku Tokyo, 100 (81) 3-506.46.73 Telex - 23548

KOREA

Vine Overseas Trading Corp. Room 303-Tae Sung Bldg. 199-1 Jangsa-Dong Jongro-Ku Seoul (26)-1663, 25-9875 Telex - 24154

THE NETHERLANDS

Nijkerk Elektronika BV Drentestraat 7 1083 HK Amsterdam (020.) 428. 933 Telex - 11625

NEW ZEALAND

E.C.S. Div. of Airspares P.O. Box 1048 Airport Palmerston North (77)-047 Telex - 3766

NORWAY

Hefro Tekniska A/S Postboks 6596 Rodelkka Oslo 5 (47) 2-38.02.86 Telex - 16205

SINGAPORE

Dynamar International, LTD Suite 526, Cuppage Center 55 Cuppage Road Singapore 0922

SOUTH AFRICA Radiokom

P.O. Box 56310 2123. Transvaal 789-1400 Telex - 8-0838 SA

SPAIN

Comelta S.A. Cia Electronica Tecnicas Aplicadas Conseio de Ciento, 204 Entlo 3A. Barcelona 11 (34) 3-254.66.07/08 Telex 51934

SWEDEN Interelko AB

Strandbergsg. 47 S-11251 Stockholm (46) 8-13.21.60 Telex - 10689

SWITZERI AND Memotec AG CH-4932 Lotzwil (41) 63-28.11.22 Telex - 68636

TAIWAN

Dynamar Taiwan Limited P.O. Box 67-445 2nd Floor, No. 14, Lane 164 Sung-Chiang Road Taipei 5418251 Telex - 11064

UNITED KINGDOM

Celdis Limited 37-39 Loverock Road Reading Berks RG 31 ED (44) 734-58.51.71 Telex - 848370

Distronic Limited 50-51 Burnt Mill Elizabeth Way, Harlow Essex CM 202 HU (44) 279-32.497/39.701 Telev - 81387

A.M. Lock Co., Ltd. Neville Street. Chadderton, Oldham, Lancashire (44) 61-652.04.31 Telex - 669971

Pronto Electronic Systems Ltd. 645 High Road, Seven Kings llford, Essex IG 38 RA (44) 1-599.30.41 Telex - 24507

YUGOSI AVIA Chemcolor Inozemma Zastupstva Proleterskih brigada 37-a 41001 Zagreb (41)-513.911

Telex - 21236

111-7

1980 MEMORY DATA BOOK **Table of Contents Order Information** 11 **Packaging** Ш Sales Office Locations ROMS **Read Only Memory Dynamic** Random Access Memory Static Random Access Memory **Pseudostatic** VII Random Access Memory Military/Hi-Rel

Military/Hi-Rel Products MILITARY/ HI-REL PRODUCTS



16K-BIT READ ONLY MEMORY

MK34000(P/J/N)-3

FEATURES

- ☐ 2K x 8 organization with static interface
- □ 350ns max access time
- \square Single +5V ±10% power supply
- ☐ 330mW max power dissipation
- Contact programmed for fast turn-around

DESCRIPTION

The MK34000 is a new generation N-channel silicon gate MOS Read Only Memory circuit organized as 2048 words by 8 bits. As a state-of-the-art device, the MK34000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with highest possible performance, while maintaining low power dissipation and wide operating margins.

The MK34000 requires a single +5 volt (±10% tolerance) power supply and has complete TTL compatibility at all inputs and outputs (a feature made possible by Mostek's lon-implantation technique). The three chip select inputs can be programmed for any desired combination of active high's or low's or even an optional "DONT CARE" state. The convenient static operation of the MK34000 coupled with the programmable chip select inputs and three-state TTL


- ☐ Three programmable chip selects
- □ Inputs and three-state outputs TTL compatible
- □ Outputs drive 2 TTL loads and 100pF
- □ RAM/EPROM pin compatible
- □ Pin compatible with Mostek's BYTEWYDE™ Memory Family

compatible outputs results in extremely simple interface requirements.


An outstanding feature of the MK34000 is the use of contact programming over gate mask programming. Since the contact mask is applied at a later processing stage, wafers can be partially processed and stored. When an order is received, a contact mask, which represents the desired bit pattern, is generated and applied to the wafers. Only a few processing steps are left to complete the part. Therefore, the use of contact programming reduces the turnaround time for a custom ROM.

Any application requiring a high performance, high bit density ROM can be satisfied by this device. The MK34000 is ideally suited for 8-bit microprocessor systems such as those which utilize the Z80 or F8. The MK34000 also provides significant cost advantages over PROM.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



*Programmable Chip Selects

Voltage on Any Terminal Relative to V _{SS}	0.5V to +7V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature - Ceramic (Ambient)	
Storage Temperature - Plastic (Ambient)	55°C to +125°C
Power Dissipation	

^{*}Stresses greater than these listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \le T_{A} \le +70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	٧	6
V _{IL}	Input Logic 0 Voltage	-0.5		0.8	V	
V _{IH}	Input Logic 1 Voltage	2.0		v _{cc}	V	

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \le T_{A} \le +70^{\circ}C)^{6}$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
lcc	V _{CC} Power Supply Current		60	mA	1
I _{I(L)}	Input Leakage Current		10	μΑ	2
I _{O(L)}	Output Leakage Current		10	μΑ	3
V _{OL}	Output Logic 0 Voltage @ I _{OUT} = 3.3mA		0.4	V	
Vон	Output Logic 1 Voltage @ I _{OUT} = -220 µA	2.4	Vcc	V	

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \le T_{A} \le +70^{\circ}C)^{6}$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
^t ACC	Address to output delay time		350	ns	4
tCS	Chip select to output delay time		175	ns	4
tCD	Chip deselect to output delay time		150	ns	4

CAPACITANCE


SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C _{IN}	Input Capacitance	6	8	pF	5
COUT	Output Capacitance	10	15	pF	5

NOTES:

- 1. All inputs 5.5V; Data Outputs open.
- 2. V_{IN} = OV to 5.5V (V_{CC} = 5V)
- Device unselected; V_{OUT} = 0V to 5.5V.
- Measured with 2 TTL loads and 100pF, transition times = 20ns.
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{|\Delta t|}{\Delta V}$ with current equal to a constant 20mA.
- A minimum 2ms time delay is required after the application of V_{CC} (+5) before proper device operation is achieved.

TIMING DIAGRAM

FIRST CARD



'The chip select inputs can be user programmed so that either the input is enabled by a Logic O voltage (V_{IL}), a Logic 1 voltage (V_{IH}), or the input is always enabled (regardless of the state of the input). See chart below for programming instructions.

DATA FORMAT

MOSTEK 34000 ROM PUNCHED CARD CODING FORMAT (1)

COLS	INFORMATION FIELD	128 data cards (1	6 data words/card) with the following format:
1-30 31-50	Customer Customer Part Number	COLS	INFORMATION FIELD
60-72	Mostek Part Number (2)	1-4	Four digit octal address of first output word on card
SECOND CARD		5-7	Three digit octal output word specified by address in
1-30	Engineer at Customer Site		column 1-4
31-50	Direct Phone Number for Engineer	8-52	Next fifteen output words, each word consists of three octal digits.
THIRD CARD			
		NOTES:	
1-5 33 35 37	Mostek Part Number (2) Chip Select One "1" = CS_1 or "0" = $\overline{CS_1}$ or "2" = Don't Care Chip Select Two "1" = CS_2 or "0" = $\overline{CS_2}$ or "2" = Don't Care Chip Select Three	Assigned by Mostek; Mostek punched car column one. Punches as: (a) VER reproduced by Moste Mostek supplies a c customer. (b) VERIFICATION PR	ogic formats are accepted as noted in the fourth card. may be left blank. d coding format should be used. Punch "Mostek" starting in IFICATION HOLD - i.e. customer verification of the data as k is required prior to production of the ROM. To accomplish this copy of its Customer Verification Data Sheet (CVDS) to the IOCESS - i.e. the customer will receive a CVDS but production eight of customer verification; (c) VERIFICATION NOT NEEDED
FOURTH CARD	"1" = CS ₃ or "0" = CS ₃ or "2" = Don't Care	-i.e. the customer wi	ll not receive a CVDS and production will begin immediately.
1-9 15-28	Data Format (3) Logic - ("Positive Logic" or "Negative Logic")		
35-57	Verification Code (4)		



16K-BIT MOS READ-ONLY MEMORY

MK34073(P/J/N)-3

FEATURES

- □ 2K x 8 organization with static interface
- □ 350ns max access time
- ☐ Single +5V ± 10% power supply
- □ 330mW max power dissipation
- ☐ Full ASCII compatible character sets (128 characters)

- □ Contains both Horizontal (5x8) and Vertical (5x7) character sets.
- ☐ Inputs and three-state outputs—TTL compatible
- □ Outputs drive 2 TTL loads and 100pF

DESCRIPTION

The MK34073 is a pre-programmed version of MOSTEK's high performance MK34000 16K bit ROM. The MK34073 incorporates advanced circuit techniques to provide maximum circuit density and reliability along with high speed (350ns access) and low power operation. The MK34073 requires a single +5 volt (±10% tolerance) power supply and has complete TTL compatibility on all inputs and outputs.

The MK34073 is pre-programmed for character generator applications. It contains two separate character fonts for use in raster scan or matrix printer applications. Each font is ASCII compatible


and contains augmented character sets with all upper and lower case characters. Font selection is accomplished by setting Pin 19 (HV) to a logic '1' (VIN \geq 2.0 Volts) to select the 5 x 8 horizontal output character set or to a logic '0' (VIN \leq 0.8 Volts) to select the 5 x 7 vertical output character set. Character selection is made by placing the ASCII code of the desired character on A3-A9 and row/column selection is made on A0-A2.

Electrical specifications for the MK34073 can be found on the MK34000 data sheet available from MOSTEK.


FUNCTIONAL DIAGRAM

Vcc —► Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 GND -**OUTPUT BUFFERS** HV Aα AR BUFFERS Y DECODER 1/16x8 CHARACTER SELECT ADDRESS INPUT Α5 X DECODER I/128 A₃ 16.384 BIT CELL MATRIX ROW/COLUMN SELECT


PIN CONNECTIONS



COLUMN OUTPUT (HV = 0)



HORIZONTAL OUTPUT (HV = 1)



A dot is representative of an output 'high' level.



64K-BIT READ-ONLY MEMORY

MK36000(P/J/N)-4/5

FEATURES

- ☐ MK36000 8K x 8 Organization— "Edge Activated" * operation (CE)
- □ Access Time/Cycle Time

P/N	Access	Cycle	_
MK36000-4	250ns	375ns	
MK36000-5	300ns	450ns	

- ☐ Single +5V ± 10% Power Supply
- □ Standard 24 pin DIP (EPROM Pin Out Compatible)

DESCRIPTION

The MK36000 is a new generation N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MK 36000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins.


The MK36000 utilizes what is fast becoming an industry standard method of device operation. Use of a static storage cell with clocked control periphery allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically 45mW, as compared to unclocked devices which

- ☐ Low Power Dissipation 220mW Max Active
- □ Low Standby Power Dissipation—45 mW Max. (ĈĒ High)
- On chip latches for addresses
- ☐ Inputs and three-state outputs-TTL compatible
- Outputs drive 2 TTL loads and 100 pF


draw full power continuously. In system operation, a device is selected by the \overline{CE} input, while all others are in a low power mode, reducing the overall system power. Lower power means reduced power supply cost, less heat to dissipate and an increase in device and system reliability.

The edge activated chip enable also means greater system flexibility and an increase in system speed. The MK36000 features onboard address latches controlled by the $\overline{\text{CE}}$ input. Once the address hold time specification has been met, new address data can be applied in anticipation of the next cycle. Outputs can be wire 'OR'ed together, and a specific device can be selected by utilizing the $\overline{\text{CE}}$ input with no bus conflict on the outputs. The $\overline{\text{CE}}$ input allows the fastest access times yet available in 5 volt only

FUNCTIONAL DIAGRAM (MK36000)



PIN CONNECTIONS



PIN NAMES

A ₀ -A ₁₂	Address
α_0 - α_7	Outputs
Voc İ	+5V

VSS GND CE Chip Enable

^{*} Trademark of Mostek Corporation

Voltage on Any Terminal Relative to VSS	1.0V to +7V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature - Ceramic (Ambient)	
Storage Temperature - Plastic (Ambient)	55°C to +125°C
Power Dissipation	1 Watt

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leqslant T_{A} \leqslant + 70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-1.0		0.8	Volts	
ViH	Input Logic 1 Voltage	2.0		Vcc	Volts	

D C ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%) (0 °C \leq T_A \leq + 70 °C)⁶

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
ICC1	VCC Power Supply Current (Active)			40	mA	1
ICC2	VCC Power Supply Current (Standby)			8	mA	7
II(L)	Input Leakage Current	-10		10	μΑ	2
10(L)	Output Leakage Current	-10		10	μΑ	3
VOL	Output Logic "O" Voltage @ IOUT = 3.3mA			0.4	volts	
Vон	Output Logic "1" Voltage @ I _{OUT} = -220 μA	2.4			volts	

A C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%) (0^{\circ}C \le T_{A} \le +70^{\circ}C)^{6}$

CVAA	DADAMETED		4	-5		LINUTO	NOTEC
SYM	PARAMETER	MIN	MAX	MIN	MAX	סווווט	NOTES
tC	Cycle Time	375		450		ns	4
tCE	CE Pulse Width	250	10000	300	10000	ns	4
tAC	CE Access Time		250		300	ns	4
tOFF	Output Turn Off Delay		60		75	ns	4
tAH	Address Hold Time Referenced to CE	60		75		ns	
tAS	Address Setup Time Referenced to CE	0		0		ns	
tp	CE Precharge Time	125		150		ns	


NOTES:

- Current is proportional to cycle rate. I_{CCI} is measured at the specified minimum cycle time. Data Outputs open.
- 2. $V_{1N} = 0V \text{ to 5.5V } (V_{cc} = 5V)$
- 3. Device unselected; $V_{OUT} = 0V$ to 5.5V
- 4. Measured with 2 TTL loads and 100pF, transistion times = 20ns
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{\triangle Q}{\triangle V} \text{ with } \triangle V = 3 \text{ volts}$

- 6. A minimum 2msec time delay is required after the application of V_{CC} (+5) before proper device operation is achieved. \overline{CE} must be at VIH for this time period.
- 7. CE high.

CAPACITANCE $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
CI	Input Capacitance	5	8	pF	5
cO	Output Capacitance	7	15	pF	5



DESCRIPTION (Continued)

ROM's and imposes no loss in system operating flexibility over an unclocked device.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the $\overline{\text{CE}}$ input, will drive a minimum of 2 standard TTL loads. The MK36000 operates from a single +5 volt power supply with a wide \pm 10% tolerance, providing the widest operating margins available. The MK36000 is packaged in the industry standard 24 pin DIP.

Any application requiring a high performance, high bit density ROM can be satisfied by the MK36000 ROM. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the Z-80. It can offer significant cost advantages over PROM.

OPERATION

The MK36000 is controlled by the chip enable (\overline{CE}) input. A negative going edge at the \overline{CE} input will

activate the device as well as strobe and latch the inputs into the onchip address registers. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until $\overline{\text{CE}}$ is returned to the inactive state.

Programming Data

MOSTEK is now able to utilize a wide spectrum of data input formats and media. Those presently available are listed in the following table:

64K-BIT MOS READ-ONLY MEMORY

MK37000 (P/J/N)-5

FEATURES

- ☐ Organization: 8K x 8 Bit ROM JEDEC Pinout
- □ Pin compatible with Mostek's BYTEWYDE™ Memory Family
- □ Access Time/Cycle Time

P/N	ACCESS	CYCLE
MK37000-5	300ns	450ns


- ☐ Mask ROM replacement for MK2764 EPROM
- □ No Connections allow easy upgrade to future generation higher density ROMs
- Low power dissipation: 220mW max active, 45mW max standby
- □ CE and OE functions facilitate Bus control

DESCRIPTION

The MK37000 is a N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MK37000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins. The MK37000 is to be used as a pin/function compatible mask programmable alternative to the MK2764 8K x 8 bit EPROM. As a member of the Mostek BYTEWYDE


Memory Family, the MK37000 brings to the memory market a new era of ROM, PROM and EPROM compatibility previously unavailable.

Use of clocked control periphery and a standard static ROM cell makes the MK37000 the lowest power 64K ROM available. Active power is a mere 220mW while standby (CE high) is only 45mW. To provide greater system flexibility an output enable (OE) function has been added using one of the extra pins available on the



CE	ŌĒ	MODE	OUTPUTS	POWER
VIH	Х	Deselect	High-Z	Standby
V _{IL}	VIH	Inhibit	High-Z	Active
V _{IL}	VIL	Read	DOUT	Active

PIN CONNECTIONS



A0 - A12-Address CE - Chip Enable Q₀ - Q₇ - Outputs

NC -OE -VCC No Connection Output Enable

V_{CC} - + V_{SS} - G

+5V supply Ground

TRUTH TABLE

Voltage on Any Terminal Relative to V _{SS}	1.0V to +7V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature—Ceramic (Ambient)	
Storage Temperature—Plastic (Ambient)	55°C to +125°C
Power Dissipation	1 Watt

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	V	
V _{IL}	Input Logic 0 Voltage	-1.0		0.8	V	
V _{IH}	Input Logic 1 Voltage	2.0		Vcc	V	

DC ELECTRICAL CHARACTERISTICS 6

(V_{CC} = 5V \pm 10%) (0°C \leq T_A \leq +70°C)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
l _{CC1}	V _{CC} Power Supply Current (Active)			40	mA	1
I _{CC2}	V _{CC} Power Supply Current (Standby)			8	mA	7
l _{l(L)}	Input Leakage Current	-10		10	μА	2
I _{O(L)}	Output Leakage Current	-10		10	μА	3
V _{OL}	Output Logic "O" Voltage @ I _{OUT} = 3.3mA			0.4	V	
VOH	Output Logic "1" Voltage @ I _{OUT} = -220μA	2.4			V	

AC ELECTRICAL CHARACTERISTICS⁶


 $(V_{CC} = 5V \pm 10\%) (0^{\circ}C \le T_{A} \le +70^{\circ}C)$

		-	-5		
SYM	PARAMETER	MIN	MAX	UNITS	NOTES
tRC	Read Cycle Time	450		ns	4
^t CE	CE Pulse Width	300	10,000	ns	4
^t CEA	CE Access Time		300	ns	4
tCEZ	Chip Enable Data Off Time		75	ns	
^t AH	Address Hold Time Referenced to CE	75		ns	
^t AS	Address Setup Time Referenced to CE	0		ns	
tp	CE Precharge Time	150		ns	
^t OEA	Output Enable Access Time		100	ns	
^t OEZ	Output Enable Data Off Time		75	ns	

CAPACITANCE

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
Cl	Input Capacitance	5	8	pF	5
co	Output Capacitance	7	15	pF	5



NOTES:

- Current is proportional to cycle rate. I_{CC1} is measured at the specified minimum cycle time. Data Outputs open.
- 2. V_{IN} = 0V to 5.5V
- 3. Device unselected; VOLIT = 0V to 5.5V
- 4. Measured with 2 TTL loads and 100pF, transition times = 20ns
- 5. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{\triangle Q}{\triangle V} \text{ with } \triangle V = 3 \text{ volts}$

- A minimum 2ms time delay is required after the application of V_{CC} (+5) before proper device operation is achieved. CE must be at V_{IH} for this time period.
- 7. CE high

DESCRIPTION (Continued)

28 pin DIP. This function matches that found on all of the new BYTEWYDE family of memories available from Mostek.

The use of clocked $\overline{\text{CE}}$ mode of operation provides an automatic power down mode of operation. The MK37000 features on chip address latches controlled by the $\overline{\text{CE}}$ input. Once address hold time is met, new address data can be provided to the device in anticipation of a subsequent cycle. It is not necessary to maintain the address up to access time to access valid data. The output enable function controls only the outputs and is not latched by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ input can be used for device selection and the $\overline{\text{OE}}$ input used to avoid bus conflicts so that outputs can be 'OR'ed together when using multiple devices.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the \overline{OE} input, will drive a minimum of 2 standard TTL loads. The MK37000 operates from a single +5 volt power supply with a wide \pm 10%

tolerance, providing the widest operating margins available. The MK37000 is packaged in the industry standard 28 pin DIP. Pin 1 and 26 are not connected to allow easy upward compatibility with next generation higher density ROM which will use these pins for addresses. Pin 27 is not connected in order to maintain compatibility with RAMs which use this pin as a write enable (WE) control function.

Any application requiring a high performance, high bit density ROM can be satisfied by the MK37000. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the MK3880. It can offer significant cost advantages over PROM.

OPERATION

The MK37000 is controlled by the chip enable (\overline{CE}) and output enable (\overline{OE}) inputs. A negative going edge at the \overline{CE} input will activate the device and latch the addresses into the on chip address registers. The output buffers, under the control of \overline{OE} , will become active in \overline{CE} access

time (t_{CEA}) if the output enable access time (t_{OEA}) requirement is met. The on chip address register allows addresses to be changed after the specified hold time (t_{AH}) in preparation for the next cycle. The outputs will remain valid and active until either \overline{CE} or \overline{OE} is returned to the inactive state. After chip deselect time (t_{CEZ}) the output buffers will go to a high impedance state. The \overline{CE} input must remain inactive (high) between subsequent cycles for time t_P to allow for precharging the nodes of the internal circuitry.

MK37000 ROM CODE DATA INPUT PROCEDURE

The preferred method of supplying code data to Mostek is in the form of programmed EPROMs (see table). In addition to the programmed set, Mostek requires an additional set of blank EPROMs for supplying customer code verification. When multiple EPROMs are required to describe the ROM they shall be designated in ascending address space with the numbers 1, 2, 3, etc. As an example, EPROM #1 would start with address space 0000 and go to 07FF for a 2K x 8 device. EPROM #2 would then start at address space 0800 and so on. A

total of (4) 2K x 8 devices would be required to totally describe the address space of the 8K x 8 MK37000.

A paper printout and verification approval letter will accompany each verification EPROM set returned to the customer. Approval is considered to be excepted when the signed verification letter is returned to Mostek. The original set of EPROMs will be retained by Mostek for the duration of the prototyping process.

Acceptable EPROMs for Code Data

Table 1

EPROM	# REQUIRED
2716/2516	4
2732	2
2764	1



2048 x 8-BIT EPROM

Electrically Programmable/Ultraviolet Erasable ROM

MK2716 (J)-5/6/7/8

FEATURES

- □ 16,384 Bit Ultraviolet Erasable, Electrically Programmable ROM, organized as 2048 words by 8 bits
- ☐ Single +5 volt power supply during READ operation
- ☐ Fast Access Time in READ mode

P/N	ACCESS TIME
MK2716-5	300ns
MK2716-6	350ns
MK2716-7	390ns
MK2716-8	450ns

- ☐ Low Power Dissipation: 525mW max active
- □ Power Down Mode: 132mW max standby
- ☐ Three State Output OR-tie capability


DESCRIPTION

The MK2716 is a 2048 x 8 bit electrically programmable/ultraviolet erasable Read Only Memory. The circuit is fabricated with Mostek's advanced N-channel silicon gate technology for the highest performance and reliability. The MK2716 offers significant advances over


- ☐ Five modes of operation for greater system flexibility (see Table)
- ☐ Single programming requirement: single location programming with one 50msec pulse
- □ Pin Compatible with Mostek's BYTEWYDE™ Memory Family
- ☐ TTL compatible in all operating modes
- ☐ Standard 24 pin DIP with transparent lid

MODE SELECTION

CE/PGM	OE	VPP	OUTPUTS	
(18)	(20)	(21)		
V _{IL}	V _{IL}	+5	Valid Out	
VIН	Don't Care	+5	Open	
Pulsed V _{IL} to V _{IH}	V _{IH}	+25	Input	
V _{IL}	V _{IL}	+25	Valid Out	
VIL	VIH	+25	Open	
	VIL VIH Pulsed VIL to VIH VIL	VIL VIL VIL VIH Don't Care	V _{IL} V _{IL} +5 V _{IH} +5 Care V _{IL} to V _{IH} +25 V _{IL} to V _{IH} V _{IL} +25 V _{IL} +	



PIN CONFIGURATION



PIN NAMES

A ₀ -A ₁₀	Addresses
CE/PGM	Chip Enable/
	Program
*Innuts in	Program Mode

DQ0-DQ7	Data Outputs
ŌĒ ,	Output Enable

V_{SS} Ground

Voltage on any pin relative to V _{SS} (Except V _{PP})	0.3V to +6V
Voltage on Vpp supply pin relative to VSS	0.3V to +28V
Operating Temperature T _A (Ambient)	$\dots \dots 0^{\circ} C \le T_{A} \le 70^{\circ} C$
Storage Temperature (Ambient)	$\dots -55^{\circ}C \le T_{A} \le +125^{\circ}C$
Power Dissipation	1 Watt
Short Circuit Open Current	50m A

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

RECOMMENDED DC OPERATING CONDITIONS AND CHARACTERISTICS^{1,3,7}

(0°C \leq T_A \leq 70°C) (V_{CC} = +5V \pm 5%, V_{PP} = V_{CC})

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{IL}	Input Low Voltage	-0.1		0.8	V	
I _{CC1}	V _{CC} Standby Power Supply Current (OE = V _{IL} ; CE = V _{IH})		10	25	mA	2
I _{CC2}	V _{CC} Active Power Supply Current (OE = CE = V _{IL})		57	100	mA	2
l _{PP1}	Vpp Current (Vpp = 5.25V)			6	mA	2
V _{ОН}	Output High Voltage (I _{OH} = -400μA)	2.4			V	
V _{OL}	Output Low Voltage (I _{OL} = 2.1 mA)			.45	٧	
ΊL	Input Leakage Current (V _{IN} = 5.25V)			10	μА	
lOL	Output Leakage Current (V _{OUT} = 5.25V)			10	μА	

AC CHARACTERISTICS¹,²,⁴

(0°C \leq T_A \leq 70°C) (V_{CC} = +5V \pm 5%, V_{PP} = V_{CC})

		-	-5	-6		-7		-8			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
^t ACC	Address to Output Delay (CE = OE = V _{IL})		300		350		390		450	ns	
^t CE	CE to Output Delay (OE = V _{IL})		300		350		390		450	ns	5
^t OE	Output Enable to Output Delay (CE = V _{IL})		120		120		120		120	ns	9
^t DF	Chip Deselect to Output Float (CE = V _{IL})	0	100	0	100	0	100	0	100	ns	8
tОН	Address to Output Hold (CE = OE = V _{IL})	0		0		0		0		ns	

CAPACITANCE


 $(T_A = 25^{\circ}C)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
CIN	Input Capacitance	4	6	pF	6
COUT	Output Capacitance	8	12	pF	6


NOTES:

- $V_{\mbox{\footnotesize{CC}}}$ must be applied on or before $V_{\mbox{\footnotesize{PP}}}$ and removed after or at the same
- V_{PP} and V_{CC} may be connected together (except during programming,) in which case the supply current is the sum of ICC and Ipp1. Data Outputs
- All voltages with respect to V_{SS} . Load conditions = ITTL load and 100pF., tr = tf = 20ns, reference levels are 1V or 2V for inputs and .8V and 2V for outputs.
- $t_{\mbox{\scriptsize OE}}$ is referenced to $\overline{\mbox{\scriptsize CE}}$ or the addresses, whichever occurs last.
- Effective Capacitance calculated from the equation $C = \Delta Q$ where $\Delta V = 3V$
- 7.
- Typical numbers are for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$ ΔV top is applicable to both $C\overline{E}$ and $O\overline{E}$, whichever occurs first. \overline{OE} may follow up to tACC toe after the falling edge of \overline{CE} without effecting tACC

TIMING DIAGRAMS READ CYCLE (CE = VIL)



STANDBY POWER DOWN MODE $(\widetilde{OE} = V_{IL})$



PROGRAM OPERATION®

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS^{1,2}

(T_A = 25°C \pm 5°C) (V_{CC} = 5V \pm 5%, V_{PP} = 25V \pm 1V)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
IIL	Input Leakage Current		10	μΑ	3
VIL	Input Low Level	-0.1	0.8	V	
VIH	Input High Level	2.0	V _{CC} +1	V	
Icc	V _{CC} Power Supply Current		100	mA	
I _{PP1}	Vpp Supply Current		6	mA	4
I _{PP2}	Vpp Supply Current during Programming Pulse		30	mA	5

AC CHARACTERISTICS AND OPERATING CONDITIONS1,2,6,7


(T_A = 25°C \pm 5°C) (V_{CC} = 5V \pm 5%), V_{PP} = 25V \pm 1V)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
^t AS	Address Setup Time	2			μs	
^t OES	OE Setup Time	2			μs	
^t DS	Data Setup Time	2			μs	
^t AH	Addréss Hold Time	2			μs	
^t OEH	OE Hold Time	2			μs	
^t DH	Data Hold Time	2			μs	
^t DF	Output Enable to Output Float	0		120	ns	4
^t OE	Output Enable to Output Delay			120	ns	4
^t PW	Program Pulse Width	45	50	55	ms	
^t PRT	Program Pulse Rise Time	5			ns	
t _{PFT}	Program Pulse Fall Time	5			ns	

NOTES:

- 1. V_{CC} must be applied at the same time or before V_{PP} and removed after or at the same time as $\ensuremath{\text{Vpp}}.$ To prevent damage to the device it must not be inserted into a board with Vpp at 25V.
- Care must be taken to prevent overshoot of the Vpp supply when switching to +25V.
- 0.45V ≤ V_{IN} ≤ 5.25V
 CE/PGM = V_{IL}

- CE/PGM = VIH
- t_T = 20nsec 6.
- 7. 1V or 2V for inputs and .8V or 2V for outputs are used as timing reference
- Although speed selections are made for READ operation all programming specifications are the same for all dash numbers.



DESCRIPTION CONTINUED

hardwired logic*in cost, system flexibility, turnaround time and performance.

The MK2716 has many useful system oriented features including a STANDBY mode of operation which lowers the device power from 525mW maximum active power to 132mW maximum for an overall savings of 75%.

Programming can be done with a single TTL level pulse, and may be done on any individual location either sequencially or at random. The three-state output controlled by the \overline{OE} input allows OR-tie capability for construction of large arrays. A single power supply requirement of +5 volts makes the MK2716 ideally suited for use with Mostek's new 5 volt only microprocessors such as the MK3880 (Z80). The MK2716 is packaged in the industry standard 24-pin dual-in line package with a transparent hermetically sealed lid. This allows the user to expose the chip to ultraviolet light to erase the data pattern. A new pattern may then be written into the device by following the program procedures outlined in this data sheet.

The MK2716 is specifically designed to fit those applications where fast turnaround time and pattern experimentation are required. Since data may be altered in the device (erase and reprogram) it allows for early debugging of the system program. Since single location programming is available the MK2716 can

have its data content increased (assuming all 2048 bytes were not programmed) at any time for easy updating of system capabilities in the field. Once the data/program is fixed and the intention is to produce large numbers of systems, Mostek also supplies a pin compatible mask programmable ROM, the MK34000. To transfer the program data to ROM, the user need only send the PROM along with device information to Mostek, from which the ROM with the desired pattern can be generated. This means a reduction in the possibility of error when converting data to other forms (cards, tape, etc.) for this purpose. However, data may still be input by any of these traditional means such as paper tape, card deck, etc.

READ OPERATION

The MK2716 has five basic modes of operation. Under normal operating conditions (non-programming) there are two modes including READ and STANDBY. A READ operation is accomplished by maintaining pin 18 ($\overline{\text{CE}}$) at V_{IL} and pin 21 (Vpp) at +5 volts. If $\overline{\text{OE}}$ (pin 20) is held active low after addressing (A_O - A_{1O}) have stabilized then valid output data will appear on the output pins at access time t_{ACC} (address access). In this mode, access time may be referenced to $\overline{\text{OE}}$ (t_{OE}) depending on when $\overline{\text{OE}}$ occurs (see timing diagrams).

POWER DOWN operation is accomplished by taking pin $18(\overline{CE})$ to a TTL high level (V_{IH}). The power is reduced by 75% from 525mW maximum to 132mW. In power down V_{PP} must be at +5 volts and the outputs will be open-circuit regardless of the condition of \overline{OE} . Access time from a high to low transition of \overline{CE} (t_{CE}) is the same as from addresses (t_{ACC}). (See STANDBY Timing Diagram).

PROGRAMMING INSTRUCTIONS

The MK2716 as shipped from Mostek will be completely erased. In this initial state and after any subsequent erasure, all bits will be at a '1' level (output high). Information is introduced by selectively programming '0's into the proper bit locations. Once a '0' has been programmed into the chip it may be changed only by erasing the entire chip with UV light.

Word address selection is done by the same decode circuitry used in the READ mode. The MK2716 is put into the PROGRAM mode by maintaining Vpp at +25V, and \overrightarrow{OE} at V_{IH}. In this mode the output pins serve as inputs (8 bits in parallel) for the required program data. Logic levels for other inputs and the V_{CC} supply voltage are the same as in the READ mode.

To program a "byte" (8 bits) of data, a TTL active high level pulse is applied to the $\overline{\text{CE}}/\text{PGM}$ pin once addresses and data are stabilized on the inputs. Each location must have a pulse applied with only one pulse per location required. Any individual location, a sequence of locations or locations at random may be programmed in this manor. The program pulse has a minimum width of 45msec and a maximum of 55msec, and must not be programmed with a high level D.C. signal applied to the $\overline{\text{CE}}/\text{PGM}$ pin.

PROGRAM INHIBIT is another useful mode of operation when programming multiple parallel addressed MK2716's with different data. It is necessary only to maintain \overline{OE} at $V_{IH},\ V_{PP}$ at $\pm 25,$ allow addresses and data to stabilize and pulse the \overline{CE}/PGM pin of the device to be programmed. Data may then be changed and the next device pulsed. The devices with \overline{CE}/PGM at V_{IL} will not be programmed.

PROGRAM VERIFY allows the MK2716 program data to be verified without having to reduce Vpp from +25V to +5V. Vpp should only be used in the PROGRAM/PROGRAM INHIBIT and PROGRAM VERIFY Modes and must be at +5V in all other modes.

MK2716 ERASING PROCEDURE

The MK2716 may be erased by exposure to high intensity ultraviolet light, illuminating the chip thru the transparent window. This exposure to ultraviolet light induces the flow of a photo current from the floating gate thereby discharging the gate to its initial state. An ultraviolet source of 2537Å yielding a total integrated dosage of 15 Watt-seconds/cm2 is required. Note that all bits of the MK2716 will be erased. The erasure time is approximately 15 to 20 minutes utilizing a ultra-violet lamp with a $12000 \mu \text{W/cm}^2$ power rating. The lamp should be used without short wave filters, and the MK2716 to be erased should be placed about one inch away from the lamp tubes. It should be noted that as the distance between the lamp and the chip is doubled, the exposure time required goes up by a factor of 4. The UV content of sunlight is insufficient to provide a practical means of erasing the MK2716. However, it is not recommended that the MK2716 be operated or stored in direct sunlight, as the UV content of sunlight may cause erasure of some bits in a short period of time.



2048 x 8-BIT EPROM

Electrically Programmable/Ultraviolet Erasable ROM

MK2716(J)-12

FEATURES

- ☐ 16.384 Bit Ultraviolet Erasable Electrically Programmable ROM organized as 2,048 words by 8 bits
- ☐ Single +5 volt supply during READ operation
- □ Access Time in READ mode

1	P/N	ACCESS TIME
	MK2716-12	650ns

- ☐ Low Power Dissipation: 525mW max active
- ☐ Power Down mode: 132mW max standby

DESCRIPTION

CE/PGM

Αo THRU

A10

The MK2716 is a 2048 x 8 bit electrically programmable/ultraviolet erasable Read Only Memory. The circuit is fabricated with Mostek's advanced N-Channel silicon gate technology for the highest performance and reliability. The MK2716 offers significant advances over hardwired logic in cost, system flexibility, turnaround time and performance.

The MK2716 has many useful system oriented features including a STANDBY mode of operation which lowers the device power from 525mW maximum active power to 132mW maximum for an overall savings of 75%.

OWER DOWN

Y DECODER

DECODER

- ☐ Three State Output OR-tie capability
- ☐ Five modes of operation for greater system flexibility (see Table)
- ☐ Single programming requirement: single location programming with one 50msec pulse
- ☐ Pin Compatible with Mostek's BYTEWYDE™ memory family
- ☐ TTL compatible in all operating modes
- ☐ Standard 24 pin DIP with transparent lid


MODE SELECTION

MODE	CE/PGM	ŌĒ	VPP	OUTPUTS
PIN	(18)	(20)	(21)	00010
READ	V _{IL}	VIL	+5	Valid Out
STANDBY	∨ _{IH}	Don't Care	+5	Open
PROGRAM	Pulsed V _{IL} to V _{IH}	VIH	+25	Input
PROGRAM VERIFY	V _{IL}	V _{IL}	+25	Valid Out
PROGRAM INHIBIT	V _{IL}	V _{IH}	+25	Open
	V _{CC} (24) = 5V	all mode	s	1

PIN CONFIGURATION **BLOCK DIAGRAM**

16,384 BIT

CELL MATRIX



A0-A10 CE/PGM

Addresses Chip Enable/Program **Output Enable** *Inputs in Program Mode

Da_o-Da₇ Outputs* ٧ss Ground

IV-21

Voltage on any pin relative to V _{SS} (Except V _{PP})	0.3V to +6V
Voltage on Vpp supply pin relative to VSS	0.3V to +28V
Operating Temperature T _A (Ambient)	$0^{\circ}C \le T_{A} \le 70^{\circ}C$
Storage Temperature (Ambient)	$5^{\circ}C \leq T_{A} \leq +125^{\circ}C$
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

RECOMMENDED D.C. OPERATING CONDITIONS AND CHARACTERISTICS 1,3,7

(0°C \leq T_A \leq 70°C) (V_{CC} = +5V \pm 5%, V_{PP} = V_{CC})³

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	2.0		V _{CC} +1	Volts	
Input Low Voltage	-0.1		0.8	Volts	
V _{CC} Standby Power Supply Current (OE = V _{IL} ; CE = V _{IH})		10	25	mA	2
V _{CC} Active Power Supply Current (OE = CE = V _{IL})		57	100	mA	2
V _{PP} Current (V _{PP} = 5.25V)			6	mA	2
Output High Voltage (I _{OH} = -400 μA)	2.4			Volts	
Output Low Voltage (I _{OL} = 2.1mA)			.45	Volts	
Input Leakage Current (V _{IN} = 5.25V)	-10		10	μА	
Output Leakage Current (V _{OUT} = 5.25V)	-10		10	μА	
	Input High Voltage Input Low Voltage V _{CC} Standby Power Supply Current (OE = V _{IL} ; CE = V _{IH}) V _{CC} Active Power Supply Current (OE = CE = V _{IL}) Vpp Current (Vpp = 5.25V) Output High Voltage (I _{OH} = -400 μA) Output Low Voltage (I _{OL} = 2.1mA) Input Leakage Current (V _{IN} = 5.25V) Output Leakage Current	Input High Voltage Input Low Voltage VCC Standby Power Supply Current (ΘΕ = V _{IL} ; ΘΕ = V _{IH}) VCC Active Power Supply Current (ΘΕ = CΕ = V _{IL}) Vpp Current (Vpp = 5.25V) Output High Voltage (IOH = -400 μA) Output Low Voltage (IOL = 2.1mA) Input Leakage Current (VIN = 5.25V) Output Leakage Current -10	Input High Voltage Input Low Voltage V _{CC} Standby Power Supply Current (ΘΕ = V _{IL} ; ΘΕ = V _{IH}) V _{CC} Active Power Supply Current (ΘΕ = CΕ = V _{IL}) V _{PP} Current (V _{PP} = 5.25V) Output High Voltage (I _{OH} = -400 μA) Output Low Voltage (I _{OL} = 2.1mA) Input Leakage Current (V _{IN} = 5.25V) Output Leakage Current -10	$\begin{array}{ c c c c c }\hline & Input \ High \ Voltage & 2.0 & V_{CC}+1 \\ \hline & Input \ Low \ Voltage & -0.1 & 0.8 \\ \hline & V_{CC} \ Standby \ Power \ Supply & 10 & 25 \\ \hline & V_{CC} \ Active \ Power \ Supply \ Current & 57 & 100 \\ \hline & V_{CC} \ Active \ Power \ Supply \ Current & 57 & 100 \\ \hline & V_{CC} \ Active \ Power \ Supply \ Current & 57 & 100 \\ \hline & V_{PP} \ Current \ (V_{PP} = 5.25V) & 6 \\ \hline & Output \ High \ Voltage & 2.4 \\ \hline & (I_{OH} = -400 \ \mu A) & 2.4 \\ \hline & Output \ Low \ Voltage & .45 \\ \hline & Input \ Leakage \ Current & -10 & 10 \\ \hline & Output \ Leakage \ Current & -10 & 10 \\ \hline & Output \ Leakage \ Current & -10 & 10 \\ \hline & Output \ Leakage \ Current & -10 & 10 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

A.C. CHARACTERISTICS 1,2,4

(0°C \leq T_A \leq 70°C) (V_{CC} = + 5V \pm 5%, V_{PP} = V_{CC})

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
^t ACC	Address to Output Delay (CE = OE = V _{IL})		650	ns	
^t CE	CE to Output Delay (OE = V _{IL})		650	ns	5
^t OE	Output Enable to Output Delay (CE = V _{IL})		230	ns	9
^t DF	Chip Deselect to Output Float (CE = V _{IL})	0	150	ns	8,
^t OH	Address to Output Hold (CE = OE = V _{IL})	0		ns	

NOTE: All timing diagrams and operating modes (including program timing) are the same as on the standard -5, -6, -7 and -8 data sheet. This spec is to be used in conjunction with the standard data sheet.

CAPACITANCE

 $(T_A = 25^{\circ}C)^7$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
CIN	Input Capacitance	4	6	pF	6
COUT	Output Capacitance	8	12	pF	6

NOTES:

- V_{CC} must be applied on or before V_{PP} and removed after or at the same times as V_{PP}.
- V_{PP} and V_{CC} may be connected together (except during programming) in which
 case the supply current is the sum of I_{CC} and I_{PP1}. Data outputs open.
- 3. All voltages with respect to VSS
- Load conditions = ITTL load and 100pF, tr = tf = 20ns, reference levels are 1V or 2V for inputs and .8V and 2V for outputs.
- 5. top is referenced to CE or the addresses, whichever occurs last.
- 6. Effective Capacitance calculated from the equation $C = \Delta Q$ where $\Delta V = 3V$
- 7. Typical numbers are for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$
- 8. top is applicable to both CE and OE, whichever occurs first.
- OE may follow up to tACC tOE after the failing edge of CE without effecting tACC

DESCRIPTION CONTINUED

Programming can be done with a single TTL level pulse, and may be done on any individual location either sequencially or at random. The three-state output controlled by the \overline{OE} input allows OR-tie capability for construction of large arrays. A single power supply requirement of +5 volts makes the MK2716 ideally suited for use with Mostek's new 5 volt only microprocessors such as the MK3880 (Z80). The MK2716 is packaged in the industry standard 24-pin dual-in line package with a transparent hermetically sealed lid. This allows the user to expose the chip to ultraviolet light to erase the data pattern. A new pattern may then be written into the device by following the program procedures outlined in this data sheet.

The MK2716 is specifically designed to fit those applications where fast turnaround time and pattern experimentation are required. Since data may be altered in the device (erase and reprogram) it allows for early debugging of the system program. Since single location programming is available the MK2716 can have its data content increased (assuming all 2048 bytes were not programmed) at any time for easy updating of system capabilities in the field. Once the data/program is fixed and the intention is to produce large numbers of systems, Mostek also supplies a pin compatible mask programmable ROM, the MK34000. To transfer the program data to ROM, the user need only send the PROM along with device information to Mostek, from which the ROM with the desired pattern can be generated. This means a reduction in the possibility of error when converting data to other forms (cards, tape, etc.) for this purpose. However, data may still be input by any of these traditional means such as paper tape, card, deck. etc.

READ OPERATION

The MK2716 has five basic modes of operation. Under normal operating conditions (non-programming) there are two modes including READ and STANDBY. A READ operation is accomplished by maintaining pin 18 ($\overline{\text{CE}}$) at V_{IL} and pin 21 (V_{PP}) at +5 volts. If $\overline{\text{OE}}$ (pin 20) is held active low after addressing (A0 - A10) have stabilized then valid output data will appear on the output pins at access time t_{ACC} (address access). In this mode, access time may be referenced to $\overline{\text{OE}}$ (t_{OE}) depending on when $\overline{\text{OE}}$ occurs (see timing diagrams).

POWER DOWN operation is accomplished by taking pin 18 ($\overline{\text{CE}}$) to a TTL high level (V_{IH}). The power is reduced by 75% from 525mW maximum to 132mW. In power down Vpp must be at +5 volts and the outputs will be open-circuit regardless of the condition of $\overline{\text{OE}}$. Access time from a high to low transition of $\overline{\text{CE}}$ (t_{CE}) is the same as from addresses (t_{ACC}). (See STANDBY Timing Diagram).

PROGRAMMING INSTRUCTIONS

The MK2716 as shipped from Mostek will be completely erased. In this initial state and after any subsequent erasure, all bits will be at a '1' level (output high). Information is introduced by selectively programming '0's into the proper bit locations. Once a '0' has been programmed into the chip it may be changed only by erasing the entire chip with UV light.

Word address selection is done by the same decode circuitry used in the READ mode. The MK2716 is put into the PROGRAM mode by maintaining Vpp at +25V, and $\overline{\text{OE}}$ at V_{IH}. In this mode the output pins serve as inputs (8 bits in parallel) for the required program data.

Logic levels for other inputs and the V_{CC} supply voltage are the same as in the READ mode.

To program a "byte" (8 bits) of data, a TTL active high level pulse is applied to the $\overline{\text{CE}}/\text{PGM}$ pin once addresses and data are stabilized on the inputs. Each location must have a pulse applied with only one pulse per location required. Any individual location, a sequence of locations or locations at random may be programmed in this manor. The program pulse has a minimum width of 45 msec and a maximum of 55msec, and must not be programmed with a high level DC signal applied to the $\overline{\text{CE}}/\text{PGM}$ pin.

PROGRAM INHIBIT is another useful mode of operation when programming multiple parallel addressed MK2716's with different data. It is necessary only to maintain \overline{OE} at V_{IH} , V_{PP} at ± 25 , allow addresses and data to stabilize and pulse the \overline{CE}/PGM pin of the device to be programmed. Data may then be changed and the next device pulsed. The devices with \overline{CE}/PGM at V_{IL} will not be programmed.

PROGRAM VERIFY allows the MK2716 program data to be verified without having to reduce Vpp from +25V to +5V. Vpp should only be used in the PROGRAM/

PROGRAM INHIBIT and PROGRAM VERIFY modes and must be at +5V in all other modes.

MK2716 ERASING PROCEDURE

The MK2716 may be erased by exposure to high intensity ultraviolet light, illuminating the chip thru the transparent window. This exposure to ultraviolet light induces the flow of a photo current from the floating gate thereby discharging the gate to its initial state. An ultraviolet source of 2537Å yielding a total integrated dosage of 15 Watt-seconds/cm² is required. Note that all bits of the MK2716 will be erased. The erasure time is approximately 15 to 20 minutes utilizing an ultraviolet lamp with a 12000 μ W/cm² power rating. The lamp should be used without shortwave filters, and the MK2716 to be erased should be placed about one inch away from the lamp tubes. It should be noted that as the distance between the lamp and the chip is doubled, the exposure time required goes up by a factor of 4. The UV content of sunlight is insufficient to provide a practical means of erasing the MK2716. However, it is not recommended that the MK2716 be operated or stored in direct sunlight, as the UV content of sunlight may cause erasure of some bits in a short period of time.



8192 x 8-BIT EPROM

Electrically Programmable/Ultraviolet Erasable ROM

MK2764(J)-8

FEATURES

- ☐ MK2764 Organized 8K x 8 bit EPROM
- ☐ Single +5 volt power supply during READ operation
- ☐ Single location programming capability
- ☐ Fast access time in READ mode

P/N	ACCESS TIME
MK2764-8	450ns

□ Output Enable (OE) function for greater system flexibility

DESCRIPTION

The MK2764 is an 8192 x 8 bit electrically programmable/ultraviolet erasable Read Only Memory. The circuit is fabricated with Mostek's advanced N-channel silicon gate technology for the highest performance and reliability. The MK2764 offers significant advances over hardwired logic in cost, system flexibility, turnaround time and performance.


The MK2764 has many useful system oriented features including a STANDBY mode of operation which lowers the device power from 525mW maximum active power to 132mW maximum for an overall savings of 75%.

- □ Power Down mode: 132mW max standby
- ☐ Low power dissipation: 525mW active max
- □ Pin compatible with Mostek's BYTEWYDE™ Memory Family
- □ Pin compatible mask programmable ROM available: MK37000
- ☐ TTL compatible in all operating modes (except Vpp in Program Mode and Program Inhibit)
- ☐ Standard 28 pin DIP with transparent lid
- ☐ Five basic modes of operation (see Table)


MODE SELECTION

MODE	CE	ŌĒ/V _{PP}	OUTPUTS
PIN	(20)	(22)	
READ	V _{IL}	VIL	Valid
STANDBY	V _{IH}	Don't Care	Open
PROGRAM	Pulsed V _{IH} to V _{IL}	+25	Inputs
DESELECT	V _{IL}	VIH	Open
PROGRAM INHIBIT	VIH	+25	Open
V _C	(28) = 5V a	ll modes	

BLOCK DIAGRAM



PIN CONFIGURATION



1980 MEMORY DATA BOOK **Table of Contents Order Information** П Packaging Sales Office Locations III Read Only Memory DYNAMIC RAMS **Dynamic Random Access Memory** Static Random Access Memory **Pseudostatic** Random Access Memory VIII Military/Hi-Rel Military/Hi-Rel

IX

Products



4096x1-BIT DYNAMIC RAM

MK4027(J/N)-2/3

FEATURES

- ☐ Industry standard 16-pin DIP (MK 4096) configuration
- □ 120ns access time, 320ns cycle (MK4027-1) 150ns access time, 320ns cycle (MK4027-2) 200ns access time, 375ns cycle (MK4027-3)
- □ ±10% tolerance on all supplies (+12V, ±5V)
- □ ECL compatible on V_{RR} power supply (-5.7V)
- □ Low Power: 462mW active (max) 27mW standby (max)

- ☐ Improved performance with "gated CAS". "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- Output data latched and valid into next cycle

DESCRIPTION


The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-theart memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, read-modify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

FUNCTIONAL DIAGRAM WRITE RAS DATA IN BUFFER ROW COLUMN DUMMY CELLS DECODER MEMORY ARRA ADDRESS INPUT 64 SENSE-REFRESH AMPLIFIERS DATA IN/DATA OUT GATING (I OF 32 DUMMY CELLS

PIN CONNECTIONS



PIN NAMES

A₀·A₅ ADDRESS INPUTS COLUMN ADDRESS STROBE CS CHIP SELECT DIN DATA IN POUT RAS DATA OUT **ROW ADDRESS STROBE** WRITE READ/WRITE INPUT POWER (-5V) v_{BB}

POWER (+5V) Vсс POWER (+ 12V) VDD GROUND

Voltage on any pin relative to VBB	
Voltage on VDD, VCC relative to VSS1.0V to +15V	*Stresses
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0$)	"Absolute permanen
Operating temperature, TA (Ambient) 0°C to + 70°C	a stress ra
Storage temperature (Ambient) (Ceramic)65° C to + 150° C	conditions
Storage temperature (Ambient)(Plastic)55°C to + 125°C	operating is not in maximum
Short circuit output current50mA	periods a
Power dissipation	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	volts	2
VCC	Supply Voltage	4.5V	5.0	5.5	volts	2,3
VSS	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.7	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.4		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.2		7.0	volts	2
VIL	Logic 0 Voltage, all inputs	-1.0		.8	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$ (VDD = 12.0V ± 10%; VCC = 5.0V ± 10%; VSS = 0V; -5.7V $\leq V_{BB} \leq -4.5V$)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
DD1	Average V _{DD} Power Supply Current			35	mA	5
I _{DD2}	Standby V _{DD} Power Supply Current			2	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
Icc	V _{CC} Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
10(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT =5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

NOTES

- T_A is specified for operation at frequencies to t_{RC} ≥ t_{RC} (min).
 Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met. See figure 2 for derating curve.
- 2. All voltages referenced to VSS.
- 3. Output voltage will swing from VSS to VCC when enabled, with no output load. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.

- 6. I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135 Ω typ) to Data Out. At all other times I_{CC} consists of leakage currents only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. 0V ≤ V_{OUT} ≤+ 10V.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

11. A.C. measurements assume t_T = 5ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS^(4, 11, 17) $(0^{\circ} \text{ C} \le \text{ TA} \le 70^{\circ} \text{ C})^{1} \text{ (VDD} = 12.0V \pm 10\%, V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V, -5.7V \le V_{RR} \le -4.5V)$

RC			МК	4027-2	MK	4027-3		
TAWC Read write cycle time 320 375 ns 12 TRNW Read modify write cycle time 320 406 ns 12 PC Page mode cycle time 170 225 ns 12 PC Page mode cycle time 170 225 ns 12 IRAC Access time from row address strobe 100 135 ns 14, 15 LCAC Access time from column address strobe 100 135 ns 14, 15 LOFF Output buffer turn-off delay 40 50 ns 14, 15 LOFF Output buffer turn-off delay 100 120 ns 14, 15 LOFF Output buffer turn-off delay 100 135 ns 14, 15 LOS Column address strobe pulse width 150 10,000 200 ns 156 LCAS Column address strobe bulse width 100 135 ns 16 180 180 ns 16 180 180 180		PARAMETER					UNITS	NOTES
IRMW Read modify write cycle time 320 405 ns 12 IPC Page mode cycle time 170 225 ns 12 IRAC Access time from row address strobe 150 200 ns 13, 15 ICAC Access time from column address strobe 100 135 ns 14, 15 IGAC Output buffer turn-off delay 40 50 ns 14, 15 IGAS Owardress strobe pulse width 150 10,000 200 10,000 ns IRAS Row address strobe pulse width 150 10,000 200 10,000 ns IRAS Row address strobe bold time 100 135 ns 1 ICAS Column address strobe pulse width 100 135 ns 16 IASA Row address strobe bold time 150 200 ns 16 IASA Row address strobe pulse width 100 135 ns 16 IASA Row address strobe 10 ns </td <td>tRC</td> <td>Random read or write cycle time</td> <td>320</td> <td></td> <td>375</td> <td></td> <td>ns</td> <td>12</td>	tRC	Random read or write cycle time	320		375		ns	12
tPC Page mode cycle time 170 225 ns 12 tRAC Access time from row address strobe 150 200 ns 13, 15 tQAC Access time from column address strobe 100 135 ns 14, 15 tQFF Output buffer turn-off delay 40 50 ns tRP Row address strobe precharge time 100 120 ns tRP Row address strobe pulse width 150 10,000 200 10,000 ns tRSH Row address strobe pulse width 150 10,000 200 10,000 ns tRSH Row address strobe pulse width 100 135 ns tCSH Column address strobe pulse width 100 135 ns tCSH Column address strobe pulse width 100 135 ns tCSH Column address strobe pulse width 100 135 ns tCSH Column address strobe pulse width 20 50 25 65 ns 16	tRWC	Read write cycle time	320		375		ns	12
tpC Page mode cycle time 170 225 ns 12 tRAC Access time from row address strobe 150 200 ns 13, 15 tQCAC Access time from column address strobe 100 135 ns 14, 15 tQF Output buffer turn-off delay 40 50 ns 14, 15 tQF Output buffer turn-off delay 100 120 ns 14, 15 tRAS Row address strobe pulse width 150 10,000 200 10,000 ns tRAS Row address strobe pulse width 100 135 ns 1 tCAS Column address strobe pulse width 100 135 ns 1 tCAS Column address strobe pulse width 100 135 ns 16 tASC Column address strobe pulse width 100 135 ns 16 tASR Row address strobe pulse width 100 135 ns 16 tASR Row address strobe pulse width 20 25 <td>tRMW</td> <td>Read modify write cycle time</td> <td>320</td> <td><u> </u></td> <td>405</td> <td></td> <td>ns</td> <td>12</td>	tRMW	Read modify write cycle time	320	<u> </u>	405		ns	12
LCAC Access time from column address strobe 100 135 ns 14, 15 LOFF Output buffer turn-off delay 40 50 ns LRP Row address strobe precharge time 100 120 ns LRAS Row address strobe pulse width 150 10,000 200 10,000 ns LRSH Row address strobe pulse width 100 135 ns ns LCAS Column address strobe polse width 100 135 ns ns LCAS Column address strobe polse width 100 135 ns ns LCSH Column address strobe polse width 100 135 ns ns LCSH Column address strobe polse width 100 135 ns 16 LASC Column address strobe polse width 20 25 65 ns 16 LASC Column address set-up time -10 -10 ns 17 ns 120 ns 12 ns 12 ns	tPC	Page mode cycle time	170				ns	12
LOFF Output buffer turn-off delay 40 50 ns tRP Row address strobe precharge time 100 120 ns tRAS Row address strobe pulse width 150 10,000 200 10,000 ns tRSH Row address strobe bold time 100 135 ns 100 100 135 ns 100	tRAC	Access time from row address strobe		150		200	ns	13, 15
tRP Row address strobe precharge time 100 120 ns tRAS Row address strobe pulse width 150 10,000 200 10,000 ns tRSH Row address strobe pulse width 100 135 ns ns tCAS Column address strobe pulse width 100 135 ns ns tCSH Column address strobe hold time 150 200 ns ns tRCD Row to column strobe delay 20 50 25 65 ns 16 tASR Row address set-up time 0 0 ns 16	tCAC	Access time from column address strobe		100		135	ns	14, 15
tRAS Row address strobe pulse width 150 10,000 200 10,000 ns tRSH Row address strobe hold time 100 135 ns tCAS Column address strobe pulse width 100 135 ns tCSH Column address strobe hold time 150 200 ns tRCD Row to column strobe delay 20 50 25 65 ns 16 tASR Row address set-up time 0 0 ns 16 tASR Row address set-up time 20 25 65 ns 16 tASC Column address shold time 45 55 ns 1 16 <t< td=""><td>tOFF</td><td>Output buffer turn-off delay</td><td></td><td>40</td><td></td><td>50</td><td>ns</td><td></td></t<>	tOFF	Output buffer turn-off delay		40		50	ns	
tRSH Row address strobe hold time 100 135 ns tCAS Column address strobe pulse width 100 135 ns tCSH Column address strobe hold time 150 200 ns tRCD Row to column strobe delay 20 50 25 65 ns 16 tASR Row address strobe time 0 0 ns 1 tASR Row address set-up time -10 -10 ns tASC Column address set-up time -10 -10 ns tCAH Column address shold time eferenced to RAS 95 120 ns tCAH Column address shold time eferenced to RAS 95 120 ns tCAH Column address shold time eferenced to RAS 95 120 ns tCAH Column address shold time 45 55 ns tCAR Column address shold time eferenced to RAS 95 120 ns tCAR Colips select set-up time -10 -10 ns </td <td>tRP</td> <td>Row address strobe precharge time</td> <td>100</td> <td></td> <td>120</td> <td></td> <td>ns</td> <td></td>	tRP	Row address strobe precharge time	100		120		ns	
tCAS Column address strobe pulse width 100 135 ns tCSH Column address strobe hold time 150 200 ns tRCD Row to column strobe delay 20 50 25 65 ns 16 LASR Row address set-up time 0 0 ns 18 tASC Column address set-up time 20 25 ns tASC Column address set-up time -10 -10 ns tCAH Column address hold time 45 55 ns tCAH Column address hold time 45 55 ns tCAH Column address hold time 45 55 ns tCAH Column address set-up time -10 -10 ns tCAH Column address set-up time -10 -10 ns tCAH Column address set-up time -10 -10 ns tAS 95 120 ns 120 ns tCH Ne select hold time	tRAS	Row address strobe pulse width	150	10,000	200	10,000	ns	
tCSH Column address strobe hold time 150 200 ns tRCD Row to column strobe delay 20 50 25 65 ns 16 tASR Row address set-up time 0 0 ns 16 tARAH Row address hold time 20 25 ns tASC Column address set-up time -10 -10 ns tCAH Column address hold time 45 55 ns tCAH Column address shold time 45 55 ns tCAH Chip select hold time 45 55 ns tCH Chip select hold time 45 55 ns tCH Chip select hold time 45	tRSH	Row address strobe hold time	100		135		ns	
tRCD Row to column strobe delay 20 50 25 65 ns 16 tASR Row address set-up time 0 0 ns 1 tRAH Row address hold time 20 25 ns tASC Column address hold time 45 55 ns tCAH Column address hold time referenced to RAS 95 120 ns tCAR Column address hold time referenced to RAS 95 120 ns tCCH Chip select set-up time -10 -10 ns tCH Chip select hold time referenced to RAS 95 120 ns tCH Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCB Read command set-up time 0 0 ns 17 tRCH Read command hold	tCAS	Column address strobe pulse width	100		135		ns	
tASR Row address set-up time 0 0 ns tRAH Row address hold time 20 25 ns tASC Column address set-up time -10 -10 ns tCAH Column address hold time 45 55 ns tAR Column address hold time referenced to RAS 95 120 ns tCSC Chip select set-up time -10 -10 ns tCSC Chip select hold time 45 55 ns tCHR Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time 0 0 ns tCHR Rad command set-up time 0 0 ns tRCH Rad command bold time referenced to RAS 95 120	tCSH	Column address strobe hold time	150		200		ns	
tRAH Row address hold time 20 25 ns tASC Column address set-up time -10 -10 ns tCAH Column address hold time 45 55 ns tAR Column address hold time referenced to RAS 95 120 ns tCSC Chip select set-up time -10 -10 ns tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 ns 17 tRCS Read command hold time 45 55 ns tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command to row strobe lead time 50 70 ns tCWL Wr	tRCD	Row to column strobe delay	20	50	25	65	ns	16
tASC Column address set-up time -10 -10 ns tCAH Column address hold time 45 55 ns tAR Column address hold time referenced to RAS 95 120 ns tCSC Chip select set-up time -10 -10 ns tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time referenced to RAS 95 120 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCB Read command set-up time 0 0 ns 17 tRCCB Read command bold time 45 55 ns 17 tWCH Write command hold time referenced to RAS 95 120 ns	tASR	Row address set-up time	0		0		ns	
tCAH Column address hold time 45 55 ns tAR Column address hold time referenced to RAS 95 120 ns tCSC Chip select set-up time -10 -10 ns tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCB Read command set-up time 0 0 ns 17 tRCH Read command hold time 45 55 ns tWCH Write command hold time 45 55 ns tWCH Write command hold time referenced to RAS 95 120 ns tWP Write command to row strobe lead time 50 70 ns tRWL Write command to row strobe lead time 50 70 ns tDH Data in hold time 45 55 ns 18 <th< td=""><td>tRAH</td><td>Row address hold time</td><td>20</td><td></td><td>25</td><td></td><td>ns</td><td></td></th<>	tRAH	Row address hold time	20		25		ns	
tAR Column address hold time referenced to RAS 95 120 ns tCSC Chip select set-up time -10 -10 ns tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 0 ns 17 tRCB Read command hold time 0 0 ns 17 tRCH Read command hold time 45 55 ns tWCH Write command hold time 45 55 ns tWCR Write command bold time referenced to RAS 95 120 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns	tASC	Column address set-up time	-10		-10		ns	
tCSC Chip select set-up time -10 -10 ns tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 ns 17 tRCH Read command hold time 45 55 ns tWCH Write command hold time 45 55 ns tWCR Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tRWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP <td>tCAH</td> <td>Column address hold time</td> <td>45</td> <td></td> <td>55</td> <td></td> <td>ns</td> <td></td>	tCAH	Column address hold time	45		55		ns	
tCH Chip select hold time 45 55 ns tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 0 ns 17 tRCH Read command hold time 45 55 ns 18 tWCH Write command hold time 45 55 ns tWCR Write command pulse width 45 55 ns tWP Write command to row strobe lead time 50 70 ns tRWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns 18 tDHR Data in hold time referenced to RAS 95 <t< td=""><td>tAR</td><td>Column address hold time referenced to RAS</td><td>95</td><td></td><td>120</td><td></td><td>ns</td><td></td></t<>	tAR	Column address hold time referenced to RAS	95		120		ns	
tCHR Chip select hold time referenced to RAS 95 120 ns tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 0 ns tRCH Read command hold time 0 0 ns tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDH Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns	tCSC	Chip select set-up time	-10		-10		ns	
tT Transition time (rise and fall) 3 35 3 50 ns 17 tRCS Read command set-up time 0 0 0 ns tRCH Read command hold time 0 0 0 ns tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tRWL Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns	tCH	Chip select hold time	45		55		ns	
tRCS Read command set-up time 0 0 ns tRCH Read command hold time 0 0 ns tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tWCS Write command set-up time 0 0 ns 19 tWCS Write command set-up time <th< td=""><td>tCHR</td><td>Chip select hold time referenced to RAS</td><td>95</td><td></td><td>120</td><td></td><td>ns</td><td></td></th<>	tCHR	Chip select hold time referenced to RAS	95		120		ns	
tRCH Read command hold time 0 0 ns tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay	tŢ	Transition time (rise and fall)	3	35	3	50	ns	17
tWCH Write command hold time 45 55 ns tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns 18 tCRP Column to row strobe precharge time 0 0 ns 1 tCRP Column precharge time 60 80 ns 19 tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tRCS	Read command set-up time	0		0		ns	
tWCR Write command hold time referenced to RAS 95 120 ns tWP Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tRCH	Read command hold time	0		0		ns	
twp Write command pulse width 45 55 ns tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tWCH	Write command hold time	45		55		ns	
tRWL Write command to row strobe lead time 50 70 ns tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tWCR	Write command hold time referenced to RAS	95		120		ns	
tCWL Write command to column strobe lead time 50 70 ns tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tWP	Write command pulse width	45		55		ns	
tDS Data in set-up time 0 0 ns 18 tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tRWL	Write command to row strobe lead time	50		70		ns	
tDH Data in hold time 45 55 ns 18 tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tCWL	Write command to column strobe lead time	50		70		ns	
tDHR Data in hold time referenced to RAS 95 120 ns tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tDS	Data in set-up time	0		0		ns	18
tCRP Column to row strobe precharge time 0 0 ns tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tDH	Data in hold time	45		55		ns	18
tCP Column precharge time 60 80 ns tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tDHR	Data in hold time referenced to RAS	95		120		ns	
tRFSH Refresh period 2 2 ms tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tCRP	Column to row strobe precharge time	0		0		ns	
tWCS Write command set-up time 0 0 ns 19 tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tCP	Column precharge time	60		80		ns	
tCWD CAS to WRITE delay 60 80 ns 19 tRWD RAS to WRITE delay 110 145 ns 19	tRFSH	Refresh period		2		2	ms	
tRWD RAS to WRITE delay 110 145 ns 19	twcs	Write command set-up time	0		0		ns	19
	tCWD	CAS to WRITE delay	60		80		ns	19
tDOH Data out hold time 10 μs	tRWD	RAS to WRITE delay	110		145		ns	19
	tDOH	Data out hold time	10		10		μs	

Notes Continued

- 12. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C \leq T_A \leq 70° C) is assured. See figure 2 for derating curve.
- 13. Assumes that $t_{RCD} \leqslant t_{RCD}$ (max).
- 14. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. tWCS, tCWD, and tRWD are restrictive operating parameters in a read/write or read/modify/write cycle only. If twcs ≥ tWCS (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}) \text{ (VDD = } 12.0\text{V} \pm 10\%; \text{VSS = } 0\text{V}; -5.7\text{V} \leq \text{VBB} \leq -4.5\text{V})$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , $\overline{\text{CS}}$	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
c ₀	Output Capacitance (DOUT)	5	7	pF	8,10

CYCLE TIME t_{CYC} (ns)




Figure 1. Maximum I_{DD1} versus cycle rate for device operation at extended frequencies.







Figure 2. Maximum ambient temperature versus cycle rate for extended frequency operation.






READ-WRITE / READ-MODIFY-WRITE CYCLE




"RAS ONLY" REFRESH CYCLE




Pout Vo.-

NOTE: $D_{\mbox{OUT}}$ remains unchanged from previous cycle.

PAGE MODE READ CYCLE







ADDRESSING

The 12 address bits required to decode1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The internal circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip before it is actually required. Because of this, the hold time requirements for the input signals associated with the Column Address Strobe are also referenced to RAS. However, this gated CAS feature allows the system designer to compensate for timing skews that may be encountered in the multiplexing operation. Since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. (To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-write and page mode write cycles while the "early write" cycle diagram shows Data In referenced to CAS.) Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the <u>condition</u> of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4027.

Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The output resistance to VCC (logic 1 state) is $420\,\Omega$ maximum and $135\,\Omega$ typically. The output resistance to VSS (logic 0 state) is $125\,\Omega$ maximum and $35\,\Omega$ typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If, during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4027 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 170mW at 1 μ sec cycle rate for the MK 4027 with a worse case power of less than 470mW at 320nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-OR'd" outputs from turning on with opposing force. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS memory cycle.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4027 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and keeping the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common.

This "page mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (CS) is operative in page mode cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in a sequence of page cycles. Likewise, the CS input can be used to select or disable any cycle(s) in a series of page cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.


POWER UP


The MK 4027 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and Data Out to the inactive state.


After power is applied to the device, the MK 4027 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.


TYPICAL DEVICE CHARACTERISTICS


































4096x 1-BIT DYNAMIC RAM

MK4027(J/N)-4

FEATURES

- ☐ Industry standard 16-pin DIP (MK-4096) configuration
- ☐ 250ns access time, 380ns cycle
- \Box ±10% tolerance on all supplies (+12V, ±5V)
- ☐ ECL compatible on V_{BB} power supply (-5.7V)
- ☐ Low Power: 462mW active (max) 27mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- Output data latched and valid into next cycle


DESCRIPTION

The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-theart memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, readmodify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

TABLE CCLOCK OTNERATOR WAITE CLOCK OTNERATOR OTALIN CCLOCK CHARATOR ON CANALE CANALE CANALE CANALE CANALE CANALE CANALE CANALE COLUMN CANALE COLUMN CANALE COLUMN CANALE COLUMN CANALE COLUMN
PIN CONNECTIONS



PIN NAMES

A₀·A₅ ADDRESS INPUTS COLUMN ADDRESS STROBE cs CHIP SELECT DIN DATA IN POUT RAS DATA OUT **ROW ADDRESS STROBE** WRITE READ/WRITE INPUT \vee_{BB} POWER (-5V) Vcc POWER (+5V) POWER (+ 12V) V_{DD} GROUND v_{SS}

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB0.5V to +20V
Voltage on V _{DD} , V _{CC} relative to V _{SS} −1.0V to +15V
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0$)
Operating temperature, TA (Ambient) 0°C to + 70°C
Storage temperature (Ambient)(Ceramic)65°C to + 150°C
Storage temperature (Ambient) (Plastic)55°C to + 125°C
Short Circuit Output Current
Power dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	volts	2
VCC	Supply Voltage	4.5V	5.0	5.5	volts	2,3
VSS	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.7	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.4		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.2		7.0	volts	2
VIL	Logic 0 Voltage, all inputs	-1.0		.8	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$ (VDD = 12.0V ± 10%; VCC = 5.0V ± 10%; VSS = 0V; -5.7V $\leq V_{BB} \leq -4.5V$)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
DD1	Average VDD Power Supply Current			35	mA	5
I _{DD2}	Standby VDD Power Supply Current			2	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
ICC	V _{CC} Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
IO(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT =5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

NOTES

- 1. T_A is specified for operation at frequencies to $t_{RC} \ge t_{RC}$ (min).
- 2. All voltages referenced to VSS.
- Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate, I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.
- 6. I $_{CC}$ depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135lpha typ) to Data Out. At all other times I $_{CC}$ consists of leakage currents only.

- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. 0V ≤ V_{OUT} ≤+ 10V.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

- 11. A.C. measurements assume $t_T = 5ns$.
- 12. The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° ≤ TA ≤ 70°C) is assured.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS^(4, 11, 17) (0° C \leq TA \leq 70° C)¹ (VDD = 12.0V± 10%, VCC = 5.0V± 10%, VSS = 0V, -5.7V \leq VBB \leq -4.5V)

		MK4	27-4		Γ
	PARAMETER	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time	380		ns	12
tRWC	Read write cycle time	395		ns	12
tRMW	Read modify write cycle time	470		ns	12
tPC	Page mode cycle time			ns	12
tRAC	Access time from row address strobe		250	ns	1/3,15
tCAC	Access time from column address strobe		165	ns	14,15
^t OFF	Output buffer turn-off delay	0	60	ns	
tRP	Row address strobe precharge time	120		ns	
tRAS	Row address strobe pulse width	250	10,000	ns	
tRSH	Row address strobe hold time	165		ns	
tCAS	Column address strobe pulse width	165		ns	
tCSH	Column address strobe hold time	250		ns	
tRCD	Row to column strobe delay	35	85	ns	16
tASR	Row address set-up time	0		ns	
tRAH	Row address hold time	35		ns	
tASC	Column address set-up time	-10		ns	
tCAH	Column address hold time	75		ns	
^t AR	Column address hold time referenced to RAS	160		ns	
tcsc	Chip select set-up time	-10		ns	
^t CH	Chip select hold time	75		ns	
tCHR	Chip select hold time referenced to RAS	160		ns	
tŢ	Transition time (rise and fall)	3	50	ns	17
tRCS	Read command set-up time	0		ns	
tRCH	Read command hold time	0		ns	
tWCH	Write command hold time	75		ns	
tWCR	Write command hold time referenced to RAS	160		ns	
tWP	Write command pulse width	75		ns	
tRWL	Write command to row strobe lead time	85		ns	
tCWL	Write command to column strobe lead time	85		ns	
tDS	Data in set-up time	0		ns	18
^t DH	Data in hold time	75		ns	18
^t DHR	Data in hold time referenced to RAS	160		ns	
tCRP	Column to row strobe precharge time	0		ns	
tCP	Column precharge time	110		ns	
tRFSH	Refresh period		2	ms	
twcs	Write command set-up time	0		ns	19
tCWD	CAS to WRITE delay	90		ns	19
tRWD	RAS to WRITE delay	175		ns	19
tDOH	Date out hold time	10		μs	

Notes Continued

- 13. Assumes that $t_{RCD} \leq t_{RCD}$ (ma.).
- 14. Assumes that $t_{RCD} \geqslant t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. tWCS, tCWD, and tRWD are restrictive operating parameters in a read/write or read/modify/write cycle only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.


AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C) (V_{DD} = 12.0V \pm 10\%; V_{SS} = 0V; -5.7V \leq V_{BB} \leq -4.5V)$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , CS	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
C ₀	Output Capacitance (DOUT)	5	7	pF	8,10

MAXIMUM I_{DD1} vs. CYCLE RATE FOR DEVICE OPERATION AT EXTENDED FREQUENCIES

Figure 1



SUPPLEMENT - To be used in conjunction with MK4027(J/N)-1/2/3 data sheet.



4096×1-BIT DYNAMIC RAM

MK4096(K/N)-6/16/11

FEATURES

- Industry standard 16-pin DIP configuration (available in plastic (N) and ceramic (K) packages)
- All inputs are low capacitance and TTL compatible
- Input latches for address, chip select and data in

- Inputs protected against static charge
- Three-state TTL compatible output, latched and valid into next cycle
- Proven reliability with high performance

DESCRIPTION

The MK 4096 is the recognized industry standard 4096 word by 1 bit MOS Random Access Memory circuit packaged in a standard 16-pin DIP on 0.3 inch centers. This package configuration is made possible by a unique multiplexing and latching technique for the address inputs. The use of the 16-pin DIP for the MK 4096 provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

The MK 4096 is fabricated with MOSTEK's standard Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process. The SPIN process allows the MK 4096 to be a highly manufacturable, state-of-the-art memory circuit that exhibits the reliability and performance standards necessary for today's (and tomorrow's) data processing applications. The MK 4096 employs a single transistor storage cell, utilizing a dynamic storage technique and dynamic control circuitry to


achieve optimum performance with low power dissipation.

System oriented features incorporated within the MK 4096 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.


Part Number	Access Time	Cycle Time	Max Power*
MK 4096-6 MK 4096-16	250 ns 300 ns	375 ns 425 ns	450mW 385mW
MK 4096-11	350 ns	500 ns	320mW

^{*}Standby power for all parts < 19mW

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

AO - A5
ADDRESS INPUTS
COLUMN ADDRESS STROBE
SS CHIP SELECT
ROW ADDRESS STROBE
VRITE READ/WRITE INPUT

D_{IN} D_{OUT} V_{BB} V_{CC} V_{DD} V_{SS}

DATA IN DATA OUT POWER (-5V) POWER (+5V) POWER (+12V) GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB0.5V to + 25V
$(V_{SS}-V_{BB} \geqslant 4.5V)$
Operating temperature TA (Ambient)0°C to + 70°C
Storage temperature (Ceramic)65°C to + 150°C
Storage temperature (Plastic)55°C to + 125°C
Power dissipation
Data out current

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS (17) ($0^{\circ}C \le T_A \le +70^{\circ}C$)

		MK 409	6-6	MK 4096-16 MK 4096-11					
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	11.4	12.6	11.4	12.6	11.4	12.6	Volts	1
V_{CC}	Supply Voltage	V _{SS}	V_{DD}	V _{SS}	V_{DD}	V _{SS}	V _{DD}	Volts	1,2
V _{SS}	Supply Voltage	0	0	0	0	0	0	Volts	1
V_{BB}	Supply Voltage	-4.5	-5.5	-4.5	-5.5	-4.5	-5.5	Volts	1
Инс	Logic 1 Voltage — RAS, CAS, WRITE	2.7	7.0	2.7	7.0	3.0	7.0	Volts	1,3
Viн	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4	7.0	2.4	7.0	2.4	7.0	Volts	1,3
VIL	Logic 0 Voltage, all inputs	-1.0	0.8	-1.0	0.8	-1.0	0.8	Volts	1,3

DC ELECTRICAL CHARACTERISTICS (17)

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)(V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

		MK40	96-6	MK4	096-16	MK4	096-11		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{DD1}	Average V _{DD} Power Supply Current		35		30		25	mA	4
Icc	V _{CC} Power Supply Current							mA	5
IBB .	Average V _{BB} Power Supply Current		75		75		75	μΑ	
I _{DD2}	Standby V _{DD} Power Supply Current		1.5		1.5		1.5	mA	7
IDD3	Average VDD Supply Current during "RAS-only" cycles		25		22		18	mA	4
I _{I(L)}	Input Leakage Current (any input)		5		5		5	μΑ	6
1 _{0(L)}	Output Leakage Current		10		10		10	μΑ	7,8
V _{OH}	Output Logic 1 Voltage @ I _{OUT} = -5mA	2.4		2.4		2.4		Volts	2
V _{OL}	Output Logic 0 Voltage @ I _{OUT} = 2mA		0.4		0.4		0.4	Volts	

NOTES

- All voltages referenced to V_{SS}. V_{BB} must be applied to and removed from the device within 5 seconds of V_{DD}.
- Output voltage will swing from V_{SS} to V_{CC} if V_{CC} ≤ V_{DD} -4 volts. If V_{CC} ≥ V_{DD} -4 volts, the output will swing from V_{SS} to a voltage somewhat less than V_{DD}.
- Device speed is not guaranteed at input voltages greater than TTL levels (0 to 5V).
- 4. Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.

- 5. I_{CC} depends upon output loading. The V_{CC} supply is connected to the output buffer only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.
- 8. $0V \leq V_{OUT} \leq +10V$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (10, 15,17) (0°C \leq TA \leq 70°C) (VDD = 12.0V \pm 5%, VCC = 5.0V \pm 10%, VSS = 0V, VBB = -5.0V \pm 10%)

		MK 40	96-6	MK 40	MK 4096-16		96-11		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{RC}	Random Read or Write Cycle Time	375		425		500		nsec	11
t _{RAC}	Access time from Row Address Strobe		250		300		350	nsec	11,13
t CAC	Access Time from Column Address Strobe		140		165		200	nsec	12,13
toff	Output Buffer Turn-Off Delay	0	65	0	80	0	100	nsec	
t RP	Row Address Strobe Precharge Time	115		125		150		nsec	
t RAS	Row Address Strobe Pulse Width	250	10,000	300	10,000	350	10,000	nsec	
t RCL	Row To Column Strobe Lead Time	60	110	80	135	100	150	nsec	14
t CAS	Column Address Strobe Pulse Width	140		165		200		nsec	12
t ÀS	Address Set-Up Time	0		0		0		nsec	
t _{AH}	Address Hold Time	60		80		100		nsec	
t _{CH}	Chip Select Hold Time	100		100		100		nsec	
t _T	Rise and Fall Times	3	50	3	50	3	50	nsec	15
t RCS	Read Command Set-Up Time	0		0		0		nsec	
t RCH	Read Command Hold Time	0		0		0		nsec	
t wch	Write Command Hold Time	110		130		150		nsec	
t _{WP}	Write Command Pulse Width	110		130		150		nsec	MIC
t CRL	Column to Row Strobe Lead Time	-40	+40	-50	+50	-50	+50	nsec	DYNAMIC
t CWL	Write Command to Column Strobe Lead Time	110		130		150		nsec	Δ
t _{DS}	Data In Set-Up Time	0		0		0		nsec	16
t _{DH}	Data In Hold Time	110		130		150		nsec	16
t RFSH	Refresh Period		2		2		2	msec	
t _{MOD}	Modify Time		10		10		10	μsec	
t DOH	Data Out Hold Time	10		10		10		μsec	

NOTES Continued

- 9. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation: $C = \frac{1}{\triangle V}$ with current equal to a constant 20mA and $\triangle V = 3V$.
- 10. A C measurements assume t_T = 5ns.
- 11. Assumes that t_{RCL} + t_T ≤ t_{RCL} (max).
- 12. Assumes that t_{RCL} + t_T ≥t_{RCL} (max).
- 13. Measured with a load circuit equivalent to 1 TTL load and C₁ = 100pF
- 14. Operation within the t_{RCL} (max) limit insures that t_{RAC} (max) can be met. t_{RCL} (max) is specified as a reference point only; if t_{RCL} is greater than the specified t_{RCL} (max) limit, then access time is controlled exclusively by t_{CAC} and t_{RAS}, t_{RAC} and t_{RCL} will be longer by the amount t_{RCL} + t_T exceeds t_{RCL} (max).


- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycle (any valid memory cycle containing both RAS and CAS) prior to normal operation.


AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C) \text{ (V}_{DD} = 12.0 \text{V} \pm 5\%, \text{ V}_{CC} = 5.0 \text{V} \pm 10\%, \text{ V}_{SS} = 0 \text{V}, \text{ V}_{BB} = -5.0 \text{V} \pm 10\%)$


	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ – A ₅)	7	10	pF	9
C ₁₂	Input Capacitance (RAS, CAS, DIN, WRITE, CS)	5	7	pF	9
Co	Output Capacitance (DOUT)	5	8	p۴	7,9

TIMING WAVEFORMS






TIMING WAVEFORMS



"RAS ONLY" REFRESH CYCLE



NOTE:

Prior to the first memory cycle following a period (beyond 2mS) of " \overline{RAS} -only refresh, a memory-cycle employing both \overline{RAS} and \overline{CAS} must be performed to insure proper device operation.

ADDRESSING

The 12 address bits required to decode one of the 4096 cell locations within the MK 4096 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. (Note that since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of $\overline{\text{CAS}}$ which are called tRCL (min) and tRCL (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4096 at a point in time beyond the tRCL (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tRAC) rather than from $\overline{\text{RAS}}$ (tRAC), and access time from $\overline{\text{RAS}}$ will be lengthened by the amount that tRCL exceeds the tRCL (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write or read-modify-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS.

(To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-modify-write cycle while the "early write" cycle diagram shows Data In referenced to CAS). Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cyle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4096. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain a logic 1. Once having gone active, the output will remain valid until the MK 4096 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4096 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 500Ω maximum and 150Ω typically. The resistance to VSS (logic 0 state) is 200Ω maximum and 100Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4096 refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.

For standby operation, a "RAS-only" cycle can be employed to refresh the MK 4096. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper

data and go open-circuit. Prior to the first memory cycle following a period (beyond 2ms) of "RAS-only" refresh, a memory cycle employing both RAS and CAS must be performed to precharge the internal circuitry. This "dummy cycle" allows the output buffer to regain activity and enables the device to perform a read or write cycle upon command.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4096 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 120 mW at a 1 μ sec cycle rate for the MK 4096 with a maximum power of less than 450 mW at 375 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-ORed" outputs from turning on with opposing force.


The current waveforms for the current drawn from the VDD and VBB supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inductance supply lines for VDD and VSS are desirable. One 0.01 microfarad, low inductance, bypass capacitor per two MK 4096 devices and one 6.8 microfarad electrolytic capacitor per eight MK 4096 devices on each of the VDD and VBB supply lines is desirable.

POWER-UP

Under normal operating conditions the MK 4096 requires no particular power-up sequence. However, in order to achieve the most reliable performance from the MK 4096, proper consideration should be given to the VBB/VDD power supply relationship. The VBB supply is an extremely important "protective voltage" since it performs two essential functions within the device. It establishes proper junction isolation and sets field-effect thresholds, both thin field and thick field. Misapplication of VBB or device operation without the VBB supply can affect long term device reliability. For optimum reliability performance from the MK 4096, it is suggested that measures be taken to not have VDD (+12V) applied to the device for over five (5) seconds without the application of VBB (-5V).

After power is applied to the device, the MK 4096 requires at least one memory cycle (RAS/CAS) before proper device operation is achieved. A normal 64 cycle refresh with both RAS and CAS is adequate for this purpose.

POWER SUPPLY CURRENT WAVEFORMS





4096x1-BIT DYNAMIC RAM

MK4200(K/N)-11/16

FEATURES

- Industry standard 16-pin DIP configuration (available in plastic (N) and ceramic (K) packages)
- All inputs are low capacitance and TTL compatible, except RAS (MOS level)
- Input latches for address, chip select and data in
- Inputs protected against static charge

- ☐ Three-state TTL compatible output, latched and valid into next cycle
- □ Proven reliability with high performance

Part Number	Access Time	Cycle Time	Max Power*
MK 4200-16	300 ns	425 ns	380 mW
MK 4200-11	350 ns	500 ns	300 mW

^{*}Standby power for all parts < .6 mW

DESCRIPTION


The MK 4200 is a 4096 word by 1 bit MOS Random Access Memory circuit packaged in a standard 16-pin DIP on 0.3 inch centers. This package configuration is made possible by a unique multiplexing and latching technique for the address inputs. The use of the 16-pin DIP for the MK 4200 provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

The MK 4200 is fabricated with MOSTEK's standard Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process. The SPIN process allows the MK 4200 to be a highly manufacturable, state-of-the-art memory circuit that exhibits the reliability and performance


standards necessary for today's (and tomorrow's) data processing applications. The MK4200 employs a single transistor storage cell, utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

System oriented features incorporated within the MK 4200 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

AO · A5
CAS
COLUMN ADDRESS STROBE
CS
CHIP SELECT
RAS
ROW ADDRESS STROBE
READ/WRITE INPUT

DIN DATA
DOUT DATA
VBB POWE
VCC POWE
VDD POWE
VSS GROU

DATA IN DATA OUT POWER (-5V) POWER (+5V) POWER (+12V) GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB0.5V to + 2	5V
(VSS-VBB ≥ 4.5V Operating temperature TA (Ambient)0°C to + 70	o°c
Storage temperature (Ceramic)	
Storage temperature (Plastic) –55°C to + 125°C	
Power dissipation	
Data out current	

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS $^{(17)}$ (0°C \leq TA \leq 70°C)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	11.4	12.0	12.6	Volts	1
V CC	Supply Voltage	VSS	5.0	VDD	Volts	1,2
VSS	Supply Voltage	0	0	0	Volts	1
VBB	Supply Voltage	-4.5	-5.0	-5.5	Volts	1
VIHC	Logic 1 Voltage, CAS, WRITE	2.7	5.0	7.0	Volts	1,3
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4	5.0	7.0	Volts	1,3
VIHR	Logic 1 Voltage, RAS input	V _{DD} -1	12.0	V _{DD} +1	Volts	1
VIL	Logic O Voltage, all inputs	-1.0	0	0.8	Volts	1,3

DC ELECTRICAL CHARACTERISTICS (17)

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C) \text{ (VDD} = 12.0V \pm 5\%; \text{VCC} = 5.0V \pm 10\%; \text{VSS} = 0V; \text{VBB} = -5.0V \pm 10\%)$

	PARAMETER	MK 4			4200-11 MAX	UNITS	NOTES
IDD1	Average VDD Power Supply Current	WIIIV	30	IVITIA	25	mA	4
ICC	VCC Power Supply Current					mA	5
IBB	Average VBB Power Supply Current		75		75	μА	
IDD2	Standby VDD Power Supply Current		50		50	μА	7
IDD3	Average VDD Supply Current during "RAS - only" cycles		22		18	mA	4
II(L)	Input Leakage Current (any input)		5		5	μΑ	6
10(L)	Output Leakage Current	—	10		10	μΑ	7,8
Vон	Output Logic 1 Voltage @ IOUT = -5mA	2.4		2.4		Volts	2
V OL	Output Logic 0 Voltage @ IOUT = 2mA		0.4		0.4	Volts	

NOTES

- All voltages referenced to V_{SS}. V_{BB} must be applied to and removed from the device within 5 seconds of V_{DD}.
- 2. Output voltage will swing from VSS to VCC if VCC \leq VDD -4 volts. If VCC \geq VDD -4 volts, the output will swing from VSS to a voltage somewhat less than VDD.
- Device speed is not guaranteed at input voltages greater than TTL levels (0 to 5V).
- Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.

- I_{CC} depends upon output loading. The V_{CC} supply is connected to the output buffer only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- 7. Output is disabled (open-circuit); RAS = VIL and CAS = VIHC.
- 8. $0V \leq V_{OUT} \leq +10V$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (10, 15,17) (0°C \leq TA \leq 70°C) (VDD = 12.0V ± 5%, VCC = 5.0V ± 10%, VSS = 0V, VBB = -5.0V ± 10%)

		MK 42	00-16	MK 42	200-11		
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
^t RC	Random Read or Write Cycle Time	425		500		nsec	11
^t RAC	Access time from Row Address Strobe		300		350	nsec	11,13
^t CAC	Access Time from Column Address Strobe		165		200	nsec	12,13
t OFF	Output Buffer Turn-Off Delay	0	80	0	100	nsec	
t RP	Row Address Strobe Precharge Time	125		150		nsec	
tRAS	Row Address Strobe Pulse Width	300	10,000	350	10,000	nsec	
tRCL	Row To Column Strobe Lead Time	80	135	100	150	nsec	14
tCAS	Column Address Strobe Pulse Width	165		200		nsec	12
tAS	Address Set-Up Time	0		0		nsec	
tAH	Address Hold Time	80		100		nsec	
tCH	Chip Select Hold Time	100		100		nsec	
tΤ	Rise and Fall Times	3	50	3	50	nsec	15
tRCS	Read Command Set-Up Time	0		0		nsec	
tRCH	Read Command Hold Time	0		0		nsec	
tWCH	Write Command Hold Time	130		150		nsec	
tWP	Write Command Pulse Width	130		150		nsec	
tCRL	Column to Row Strobe Lead Time	-50	+50	-50	+50	nsec	
tCWL	Write Command to Column Strobe Lead Time	130		150		nsec	
tDS	Data In Set-Up Time	0		0		nsec	16
tDH	Data In Hold Time	130		150		nsec	16
tRFSH	Refresh Period		2		2	msec	
tMOD	Modify Time		10		10	μsec	
tDOH	Data Out Hold Time	10		10		μsec	

NOTES Continued


- 9. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation: C = $\frac{1}{\Delta V}$ with current equal to a constant 20mA.
- 10. A C measurements assume t_T = 5ns.
- 11. Assumes that t_{RCL} + t_T ≤ t_{RCL} (max).
- 12. Assumes that t_{RCL} + t_T ≥t_{RCL} (max).
- 13. Measured with a load circuit equivalent to 1 TTL load and $C_L = 100 pF$.
- 14. Operation within the tRCL (max) limit insures that tRAC (max) can be met. tRCL (max) is specified as a reference point only; if tRCL is greater than the specified tRCL (max) limit, then access time is controlled exclusively by tCAC and tRAS, tRAC and tRCL will be longer by the amount tRCL + tT exceeds tRCL (max).

- V_{IHC} or V_{IHR} or V_{IH} and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IHR} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 17. After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycles (any valid memory cycle containing both RAS and CAS) prior to normal operation.


AC ELECTRICAL CHARACTERISTICS (0°C \leq TA \leq + 70°C) (VDD = 12.0V \pm 5%, VCC =5.0V \pm 10%, VSS = 0V, VBB = -5.0V \pm 10%)

	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ – A ₅)	7	10	pF	9
C ₁₂	Input Capacitance (RAS, CAS, DIN, WRITE, CS)	5	7	pF	9
C ₀	Output Capacitance (DOUT)	5	8	pF	7,9


TIMING WAVEFORMS




READ CYCLE




TIMING WAVEFORMS



"RAS ONLY "REFRESH CYCLE





NOTE:

Prior to the first memory cycle following a period (beyond 2mS) of "RAS-only refresh, a memory cycle employing both RAS and $\overline{\text{CAS}}$ must be performed to insure proper device operation.

negative edge of WRITE rather than to CAS.

The 12 address bits required to decode one of the 4096 cell locations within the MK 4200 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying a positive going MOS level clock and a negative going TTL level clock. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. (Note that since the Chip Select signal is not required until CAS time, which is well into the memory cycle its decoding time does not add to system access or cycle time). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of CAS which are called tRCL (min) and tRCL (max). No data storage or reading errors will result if CAS is applied to the MK 4200 at a point in time beyond the tRCL (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCL exceeds the tRCL (max) limit.

INPUT LEVELS

All inputs to the MK 4200 except address strobe (RAS) are TTL compatible. The RAS input has been specially designed so that very little steady state (DC) power is dissipated by the MK 4200 while in standby operation. In doing this, the RAS input requires a high level signal to activate the chip. The RAS input driver must be able to change the capacitance load of the RAS input from within 8 volt at VSS (0V) to within 1 volt of VDD (+12).

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write or read-modify-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the

(To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-modify-write cycle while the "early write" cycle diagram shows Data In referenced to CAS). Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cyle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4200. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain a logic 1. Once having gone active, the output will remain valid until the MK 4200 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4200 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 500Ω maximum and 150Ω typically. The resistance to VSS (logic 0 state) is 200Ω maximum and 100Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4200 refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to

prevent writing data into the selected cell.

For standby operation, a "RAS-only" cycle can be employed to refresh the MK 4200. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. Prior to the first memory cycle following a period (beyond 2ms) of "RAS-only" refresh, a memory cycle employing both RAS and CAS must be performed to precharge the internal circuitry. This "dummy cycle" allows the output buffer to regain activity and enables the device to perform a read or write cycle upon command.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4200 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 120 mW at a 1 μ sec cycle rate for the MK 4200 with a maximum power of less than 450 mW at 375 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be

held high to prevent several "wire-ORed)" outputs from turning on with opposing force.

The current waveforms for the current drawn from the VDD and VBB supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inductance supply lines for VDD and VSS are desirable. One 0.01 microfarad, low inductance, bypass capacitor per two MK 4200 devices and one 6.8 microfarad electrolytic capacitor per eight MK 4200 devices on each of the VDD and VBB supply lines is desirable.

POWER-UP

Under normal operating conditions the MK 4200 requires no particular power-up sequence. However, in order to achieve the most reliable performance from the MK 4200, proper consideration should be given to the VBB/VDD power supply relationship. The VBB supply is an extremely important "protective voltage" since it performs two essential functions within the device. It establishes proper junction isolation and sets field-effect thresholds, both thin field and thick field. Misapplication of VBB or device operation without the VBB supply can affect long term device reliability. For optimum reliability performance from the MK 4200, it is suggested that measures be taken to not have VDD (+12V) applied to the device for over five (5) seconds without the application of VBB (-5V).

After power is applied to the device, the MK 4200 requires at least one memory cycle (RAS/CAS) before proper device operation is achieved. A normal 64 cycle refresh with both RAS and CAS is adequate for this purpose.

POWER SUPPLY CURRENT WAVEFORMS

ROW ADD STROBE (RAS)

COL ADD STROBE (CAS)

CURRENT
DRAWN
FROM
SUPPLIES

IBB (-5 VOLT SUPPLY)

(50 MA/DIV)



16,384 X 1-BIT DYNAMIC RAM

MK4116(J/N/E)-2/3

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- 150ns access time, 320ns cycle (MK 4116-2)
 200ns access time, 375ns cycle (MK 4116-3)
- \Box ± 10% tolerance on all power supplies (+12V, ±5V)
- ☐ Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- ☐ Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles
- ☐ ECL compatible on VBB power supply (-5.7V)


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

1 114 147	AIVILO		
A0-A6 CAS DIN DOUT	ADDRESS INPUTS COLUMN ADDRESS STROBE DATA IN DATA OUT ROW ADDRESS STROBE	WRITE VBB VCC VDD VSS	READ/WRITE INPUT POWER (-5V) POWER (+5V) POWER (+12V) GROUND
RAS	ROW ADDRESS STRUBE		

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	
VBB-VSS (VDD-VSS>0V)	0V
Operating temperature, TA (Ambient)	0°C to + 70°C
Storage temperature (Ambient) Ceramic	55°C to + 150°C
Storage temperature, (Ambient) Plastic	55°C to +125°C
Short circuit output current	50mA
Power dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD} V _{CC} V _{SS} V _{BB}	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	_	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le TA \le 70^{\circ}C)$ (VDD = 12.0V ± 10%; VCC = 5.0V ±10%; -5.7V \le VBB \le -4.5V; VSS = 0V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min	IDD1 ICC1 IBB1		35 ,. 200	mA μA	4 5
STANDBY CURRENT Power supply standby current (RAS = V _{1HC} , D _{OUT} = High Impedance)	IDD2 ICC2 IBB2	-10	1.5 10 100	mΑ μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = tRC Min	IDD3 ICC3 IBB3	-10	25 10 200	mΑ μΑ μΑ	4
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = VIL, CAS cycling; tPC = tPC Min	IDD4 ICC4 IBB4		27 200	mA μ A	4 5
INPUT LEAKAGE Input leakage current, any input (VBB = $-5V$, $0V \le V_{\parallel}N \le +7.0V$, all other pins not under test = 0 volts)	li(r)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	¹ 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Vон	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

- T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- 2. All voltages referenced to VSS.
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby

mode, V $_{CC}$ may be reduced to V $_{SS}$ without affecting refresh operations or data retention. However, the V $_{OH}$ (min) specification is not guaranteed in this mode.

- IDD1, IDD3, and IDD4 depend on cycle rate. See figures 2,3, and 4 for IDD limits at other cycle rates.

 S. Local and Idea, depend upon output loading. During readout.
 - I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 \pm typ) to data out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) $(0 \text{ C} \le T_A \le 70 \text{ C})^1 (V_{DD} = 12.0 \text{ V} \pm 10\%; V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, V_{BB} = -5.7 \text{ V} \le \text{VBB} \le -4.5 \text{ V})$

	<u> </u>		MK 4116-2		4116-3		
PARAMETER	SYMBOL	MIN	MAX		MAX	UNITS	NOTES
Random read or write cycle time	tRC	320		375		ns	9
Read-write cycle time	tRWC	320		375		ns	9
Read modify write cycle time	tRMW	320		405		ns	9
Page mode cycle time	tPC	170		225		ns	9
Access time from RAS	tRAC		150		200	ns	10,12
Access time from CAS	tCAC		100		135	ns	11,12
Output buffer turn-off delay	tOFF	0	40	0	50	ns	13
Transition time (rise and fall)	tΤ	3	35	3	50	ns	8
RAS precharge time	tRP	100		120		ns	
RAS pulse width	tRAS	150	10,000	200	10,000	ns	
RAS hold time	tRSH	100		135		ns	
CAS hold time	tCSH	150		200		ns	
CAS pulse width	tCAS	100	10,000	135	10,000	ns	
RAS to CAS delay time	tRCD	20	50	25	65	ns	14
CAS to RAS precharge time	tCRP	-20		-20		ns	
Row Address set-up time	tASR	0		0		ns	
Row Address hold time	tRAH	20		25		ns	
Column Address set-up time	tASC	-10		-10		ns	
Column Address hold time	tCAH	45		55		ns	
Column Address hold time referenced to RAS	^t AR	95		120		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	tRCH	0		0		ns	
Write command hold time	twcH	45		55		ns	
Write command hold time referenced to RAS	twcr	95		120		ns	
Write command pulse width	twp	45		55		ns	
Write command to RAS lead time	tRWL	50		70		ns	
Write command to CAS lead time	tCWL	50		70		ns	
Data-in set-up time	tDS	0		0		ns	15
Data-in hold time	tDH	45		55		ns	15_
Data-in hold time referenced to RAS	tDHR	95		120		ns	
CAS precharge time (for page-mode cycle only)	tCP	60		80		ns	
Refresh period	tREF		2		2	ms	
WRITE command set-up time	twcs	-20		-20		ns	16
CAS to WRITE delay	tCWD	60		80		ns	16
RAS to WRITE delay	tRWD	110		145		ns	16

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume tT = 5ns.
- VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIHC or VIH and VIL.
- The specifications for tRC (min) tRMW (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is assured
- Assumes that tRČD ≤ tRCD (Max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 11. Assumes that tRCD (max).12. Measured with a load equivalent to 2 TTL loads and 100pF.
- 13. tOFF (max) defines the time at which the output achieves the open circuit
- condition and is not referenced to output voltage levels.

- 14. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles
- 16. tWCS, tCWD and tRWD are restrictive operating parameters in read write and read modify write cycles only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Effective capacitance calculated from the equation $C = \frac{1\Delta t}{\Delta V}$ with $\Delta = 3$ volts and power supplies at nominal levels. ΔV
- 18. CAS VIHC to disable DOUT.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C) \ (V_{DD} = 12.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.7V \leq VBB \leq -4.5V)$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{1N}	C _{I1}	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	C ₁₂	8	10	pF	17
Output Capacitance (DOUT)	C ₀	5	7	pF	17,18




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation. T_A (max) for operation at cycling rates greater than 2.66 MHz (t_{CYC} <375ns) is determined by T_A (max) $^{\circ}$ C = 70–9.0 x (cycle rate MHz -2.66) for -3. T_A (max) $^{\circ}$ C = 70–9.0 x cycle rate MHz -3.125MHz) for -2 only.




Fig. 3 Maximum I_{DD3} versus cycle rate for device operation at extended frequencies. I_{DD3} (max) curve is defined by the equation:

 $I_{DD3}(max)$ mA = 10 + 6.5 x cycle rate [MHz] for $\cdot 3$ $I_{DD3}(max)$ mA = 10 + 5.5 x cycle rate [MHz] for $\cdot 2$

CYCLE TIME tRC(ns)




Fig. 2 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation:

 I_{DD1} (max) mA = 10 + 9.4 x cycle rate [MHz] for -3 I_{DD1} (max) mA = 10 + 8.0 x cycle rate [MHz] for -2

CYCLE TIME tpc (ns)






Fig. 4 Maximum I_{DD4} versus cycle rate for device operation in page mode. I_{DD4} (max) curve is defined by the equation:

 I_{DD4} (max) mA = 10 + 3.75 x cycle rate [MHz] for -3 I_{DD4} (max) mA = 10 + 3.2 x cycle rate [MHz] for -2


READ CYCLE




WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE











PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4116 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tCAC) rather than from $\overline{\text{RAS}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is Islandcolor: latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active)

prior to CAS, the D_{IN} is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle. the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D_{IN} is referenced to WRITE in the timing diagrams depicting the read write and page-mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until \overline{CAS} goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the $\overline{RAS/CAS}$ clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT

is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to VSS (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

POWER CONSIDERATIONS

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4116 family is guaranteed to have a maximum IDD1 requirement of 35mA @ 375ns cycle (320ns cycle for the -2) with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum Idd1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

It is possible the MK4116 family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times (<TRC min) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Figure 1 for derating curve.

NOTE: Additional power supply tolerance has been included on the VBB supply to allow direct interface capability with both -5V systems -5.2V ECL systems.




Fig. 5 Typical Current Waveforms

Although \overline{RAS} and/or \overline{CAS} can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (\overline{RAS}) is used for this purpose. All unselected devices (those which do not receive a \overline{RAS}) will remain in a low power (standby) mode regardless of the state of \overline{CAS} .

POWER UP


The MK 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies

such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).

After power is applied to the device, the MK 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

TYPICAL CHARACTERISTICS





16,384 x 1-BIT DYNAMIC RAM

MK4116(J/N/E)-4

FEATURES

- □ Recognized industry standard 16-pin configuration from MOSTEK
- □ 250ns access time, 410ns cycle
- \Box ± 10% tolerance on all power supplies (+12V, ±5V)
- ☐ Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles (2 msec refresh interval)
- ☐ ECL compatible on VBB power supply (-5.7V)

capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS

VBB	ı [-	<u>þ</u> 16	v _{ss}
DIN	2 🗖] 15	CAS
WRITE	3 🗖	14	Dout
RAS	4 🕻	þ 13	A ₆
Ao	5 C	12	A ₃
A2	6 🗖	þii	A 4
Aı	7 🗆	þю	A ₅
v_{DD}	8 [9	v_{cc}

PIN FUNCTIONS

A _O -A ₆	Address Inputs	WRITE	Read/Write Input
CAS	Column Address	V _{BB}	Power (-5V)
	Strobe	Vcc	Power (+5V)
D _{IN}	Data In	V _{DD}	Power (+12V)
D _{OUT} RAS	Data Out	VSS	Ground
RAS	Row Address Strob	e	

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	0.5V to +20V
Voltage on VDD, VCC supplies relative to VSS	–1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)	0V
Operating temperature, TA (Ambient)	0°C to + 70°C
Storage temperature (Ambient) (Ceramic)	65°C to + 150°C
Storage temperature (Ambient) (Plastic)	55°C to + 125°C
Short circuit output current	50mA
Power dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	1 1,2 1 1
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	Volts	1
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	_	7.0	Volts	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 70^{\circ}\text{C})^{1} \; (\text{V}_{DD} = 12.0 \text{V} \pm 10\%; \text{V}_{CC} = 5.0 \text{V} \pm 10\%; \text{-}5.7 \text{V} \leqslant \text{V}_{BB} \leqslant \text{-}4.5; \text{V}_{SS} = 0 \text{V})$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = 410ns)	IDD1 ICC1 IBB1		35 200	mA μA	3 4
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	I _{DD2} ICC2 I _{BB2}	-10	1.5 10	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC: tRC = 410ns)	IDD3 ICC3 IBB3	-10	27 10	mΑ μΑ μΑ	3
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; tPC = 275ns)	IDD4 ICC4 IBB4		27	mA μA	3 4
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, 0V \le V_{IN} \le +7.0V, all other pins not under test = 0 volts)$	II(L)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	10(L)	-10	10	μА	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Vон	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

operations or data retention. However, the $\rm V_{\mbox{OH}}$ (min) specification is not guaranteed in this mode.

All voltages referenced to V_{SS}.

^{2.} Output voltage will swing from VSS to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5.6.7)

 $(0^{\circ}\text{C} \le \text{TA} \le 70^{\circ}\text{C}) \text{ V}_{DD} = 12.0 \text{V} \pm 10\%; \text{ V}_{CC} = 5.0 \text{V} \pm 10\%; \text{ V}_{SS} = 0 \text{V}, -5.7 \text{V} \le \text{V}_{BB} \le -4.5 \text{V})$

			116-4		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Random read or write cycle time	tRC	410		ns	
Read-write cycle time	tRWC	425		ns	
Read Modify Write	^t RMW	500		ns	
Page mode cycle time	tPC	275		ns	
Access time from RAS	tRAC		250	ns	8,10
Access time from CAS	^t CAC		165	.ns	9,10
Output buffer turn-off delay	tOFF	0	60	ns	11
Transition time (rise and fall)	tŢ	3	50	ns	7
RAS precharge time	tRP	150		ns	
RAS pulse width	tRAS	250	10000	ns	
RAS hold time	tRSH	165		ns	
CAS pulse width	tCAS	165	10000	ns	
CAS hold time	tÇSH	250		ns	
RAS to CAS delay time	tRCD	35	85	ns	12
CAS to RAS precharge time	tCRP	-20		ns	
Row Address set-up time	tASR	0		ns	
Row Address hold time	tRAH	35		ns	
Column Address set-up time	tASC	-10		ns	
Column Address hold time	^t CAH	75		ns	
Column Address hold time referenced to RAS	tAR	160		ns	
Read command set-up time	tRCS	0		ns	
Read command hold time	^t RCH	0		ns	
Write command hold time	tWCH	75		ns	
Write command hold time referenced to RAS	tWCR	160		ns	
Write command pulse width	twp	75		ns	
Write command to RAS lead time	tRWL	85		ns	
Write command to CAS lead time	tCWL	85		ns	
Data-in set-up time	tDS	0		ns	13
Data-in hold time	tDH	75		ns	13
Data-in hold time referenced to RAS	tDHR .	160		ns	
CAS precharge time (for page-mode cycle only)	tCP	100		ns	<u> </u>
Refresh period	tREF		2	ms	
WRITE command set-up time	twcs	-20		ns	14
CAS to WRITE delay	tCWD	90		ns	14
RAS to WRITE delay	tRWD	175		ns	14

 IDD1, IDD3, and IDD4 depend on cycle rate. The maximum specified current values are for tRC=410ns and tPC=275ns. IDD limit at other cycle rates are determined by the following equattions:

I_{DD1} (max) [MA] = 10+10.25 x cycle rate [MHz] I_{DD3} (max) [MA] = 10+7 x cycle rate [MHz] I_{DD4} (max) [MA] = 10 + 4.7 x cycle rate [MHz]

- 4. I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 typ) to data out. At all other times I_{CC} consists of leakage currents only.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 6. AC measurements assume t_T =5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.

- tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 12. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- These parameters are <u>referenced</u> to <u>CAS</u> leading edge in early write cycles and to <u>WRITE</u> leading edge in delayed write or read-modify-write cycles.
- 14. tWCS, tCWD and tRWD are restrictive operating parameters in read write and read modify write cycles only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation C = $\frac{\Delta t}{\Delta v}$ with Δv = 3 volts and power supplies at nominal levels.
- 16. CAS = VIHC to disable DOUT.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ} \text{C} \le \text{T}_{A} \le 70^{\circ} \text{C}) \text{ (V}_{DD} = 12.0 \text{V} \pm 10\%; \text{V}_{SS} = 0 \text{V}, -5.7 \text{V} \le \text{V}_{BB} \le -4.5 \text{V})$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	CI2	8	10	pF	17
Output Capacitance (DOUT)	C ₀	5	7	pF	17,18

DESCRIPTION (continued)

System oriented features include \pm 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his

memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4116(J/N/E)-2/3 DATA SHEET.



16,384 x 1-BIT DYNAMIC RAM

MK4516(N/E)-10/12/15

FEATURES

- □ Recognized industry standard 16-pin configuration from Mostek
- \square Single +5V (\pm 10%) supply operation
- On chip substrate bias generator for optimum performance
- □ Active power 150mW maximum Standby power 17mW maximum
- 100ns access time, 220ns cycle time (MK4516-10)
 120ns access time, 250ns cycle time (MK4516-12)
 150ns access time, 310ns cycle time (MK4516-15)
- □ Common I/O capability using "early write"

DESCRIPTION

The MK4516 is a single +5V power supply version of the industry standard MK4116, 16,384 x 1 bit dynamic RAM.

The high performance features of the MK4516 are achieved by state-of-the-art circuit design techniques as well as utilization of Mostek's "Scaled POLY 5" process technology. Features include access times starting where the current generation 16K RAMs leave off, TTL compatability, and +5V only operation.


The MK4516 is capable of a variety of operations including READ, WRITE, READ-WRITE, READ-MODIFY-WRITE, PAGE MODE, and REFRESH. The output of the MK4516 can be held valid indefinitely by holding CAS active low. This is quite useful since a refresh cycle can be performed while holding data valid from a previous cycle.

The MK4516 is designed to be compatible with the JEDEC standards for the 64K x 1 dynamic RAM. The MK4516 is intended to extend the life cycle of the 16K RAM, as well as create new applications due to its superior performance. The compatability with the MK4164 will also permit a common board design to service both the MK4516 and MK4164 (64K RAM) designs. The MK4516 will therefore permit a smoother transition to the 64K RAM as the industry standard MK4027 did for the MK4116.

- ☐ Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- □ All inputs TTL compatible, low capacitance, and are protected against static charge
- ☐ Scaled POLY 5 technology
- ☐ Pin compatible with the MK4164 (64K RAM)
- □ 128 refresh cycles (2msec)
- ☐ Offers two variations of hidden refresh
- ☐ Indefinite DOUT hold using CAS control

The user, requiring only a small memory size, need no longer pay the three power supply penalty for achieving the economics of using dynamic RAM over static RAM when using this new generation device.

PIN OUT



PIN FUNCTIONS

A _O -A ₆ CAS	Address Inputs Col. Address Strobe Data In	RAS WRITE RFSH	Row Address Strobe Read/Write Input Refresh
DOUT	Data Out	V _{CC} V _{SS}	Power (+5V) GND

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply Relative to V _{SS}	1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	
Storage Temperature (Plastic)	55°C to +125°C
Power Dissipation	1 Watt
Short Circuit Output Current	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{cc}	Supply Voltage	4.5	5.0	5.5	V	1
V _{IH}	Input High (Logic 1) Voltage, All Inputs	2.4	_	V _{CC} +1	V	. 1
V _{IL}	Input Low (Logic 0) Voltage, All Inputs	-2.0	_	.8	V	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) V_{CC} = 5.0V \pm 10\%$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
^I CC1	OPERATING CURRENT tRC = 220ns tRC = 250ns tRC = 310ns		27 25 23	mA mA	2 2 2
I _{CC2}	STANDBY CURRENT Power supply standby current (RAS = V _{IH} , D _{OUT} = High Impedance)		3	mA	2
¹ 1(L)	INPUT LEAKAGE Input leakage current, any input $(0V \le V_{IN} \le +5.5V$, all other pins not under test = 0 volts)	-10	10	μΑ	
I _{O(L)}	OUTPUT LEAKAGE Output leakage current (D $_{OUT}$ is disabled, OV \leq V $_{OUT} \leq$ +5.5V)	-10	10	μΑ	
V _{OH} V _{OL}	OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA) Output Low (Logic 0) voltage (I _{OUT} = 4.2mA	2.4	0.4	V V	

NOTES:

- All voltages referenced to V_{SS}.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.
- 3. An initial pause of 100 µs is required after power-up followed by any 8 RAS or RFSH cycles before proper device operation is achieved. If refresh counter is to be effective a minimum of 64 active RFSH initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used.
- 4. AC characteristics assume t_T = 5ns
- 5. V_{IH} min. and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- The minimum specifications are used only to indicate cycle time at which
 proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is
 assured.
- 7. Load = 2TTL loads and 50pF.

- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- RFSH = V_{IH}. CAS = V_{IH} or V_{IL}, but is allowed to make an active to inactive transition during the RAS active time of RAS-only refresh cycle. WRITE = don't care. Data out depends on the state of CAS. If CAS = V_{IH}, data output is high impedance. If CAS = V_{IL}, the data output will contain data from the last valid read cycle.
- 11. RAS = V_{IH}. CAS = V_{IH} or V_{IL}, but is allowed to make an active to inactive transition during the Pin 1 refresh cycle. ADDRESSES and WRITE = don't care. Data out depends on the state of CAS. If CAS = V_{IH}, data output is high impedance. If CAS = V_{IL}, the data output will contain data from the last valid read cycle.

NOTES (Continued)

- t_{OFF} max defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 15. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write.
- 16. t_{WCS}, t_{CWD}, and t_{RWD} are restrictive operating parameters in READ/WRITE and READ/MODIFY/WRITE cycles only. If t_{WCS} ≥ t_{WCS} (min) the cycle is an EARLY WRITE cycle and the data output will remain
- open circuit throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min) the cycle is a READ/WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
- 17. If the RFSH function is not used, pin 1 may be left open (no connect).
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IH} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 19. If t_{CRP} is not satisfied then the following types of cycles will occur. a) A hidden REFRESH cycle can take place with the data valid from last read cycle as long as CAS does not make an active to inactive transition. b) A RAS only cycle can also occur if CAS makes an active to inactive transition beyond t_{CRP} min. The data out buffer will go to a high impedance mode after CAS makes an inactive transition.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (3,4,5,10,11,17,18) (0°C \leq T_A \leq 70°C), V_{CC} = 5.0V \pm 10%

		MK45	516-10	MK45	16-12	MK45	16-15		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time	220		250		310		ns	6,7
^t RMW	Read modify write cycle time	260		295		365		ns	6,7
tPC	Page mode cycle time	120		140		165		ns	6,7
^t RAC	Access time from RAS		100		120		150	ns	7,8
^t CAC	Access time from CAS		50		60		75	ns	7,9, 10,11
tOFF	Output buffer turn-off delay	0	35	0	40		40	ns	12
tŢ	Transition time (rise and fall)	3	50	3	50	3	50	ns	5
t _{RP}	RAS precharge time	110		120		150		ns	
^t RAS	RAS pulse width	100	10,000	120	10,000	150	10,000	ns	
tRSH	RAS hold time	50		60		75		ns	
tcsH	CAS hold time	100		120		150		ns	
tCAS	CAS pulse width	50	∞	60	∞	75	∞	ns	
tRCD	RAS to CAS delay time	20	50	20	60	20	75	ns	13
^t RRH	Read command hold time referenced to RAS	20		25		35		ns	14
t _{ASR}	Row Address set-up time	0		0		0		ns	
^t RAH	Row Address hold time	15		15		20		ns	
tASC	Column Address set-up time	0		0		0		ns	
^t CAH	Column Address hold time	15		20		25		ns	
^t AR	Column Address hold time referenced to RAS	65		80		100		ns	
tRCS	Read command set-up time	0		0		0		ns	
^t RCH	Read command hold time referenced to CAS	0		0		0		ns	14
tWCH	Write command hold time	35		40		50		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

		MK45	16-10	MK45	MK4516-12		16-15		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
^t WCR	Write command hold time referenced to RAS	85		100		125		ns	
tWP	Write command pulse width	30		35		45		ns	
^t RWL	Write command to RAS lead time	35		40		50		ns	
t _{C.WL}	Write command to CAS lead time	35		40		50		ns	
^t DS	Data-in set-up time	0		0		0		ns	15
^t DH	Data-in hold time	35		40		45		ns	15
^t DHR	Data-in hold time referenced to RAS	85		100		120		ns	
t _{CP}	CAS precharge time (for page-mode cycle only)	60		70		80		ns	
tREF	Refresh period		2		2		2	ms	
twcs	WRITE command set-up time	0		0		0		ns	16
tCWD	CAS to WRITE delay	50		60		75		ns	16
tRWD	RAS to WRITE delay	100		120		150		ns	16
tFSR	RFSH set-up time referenced to RAS	110		120		150		ns	
tRFD	RAS to RFSH delay	110		120		150		ns	
^t FC	RFSH cycle time	220		250		310		ns	
t _{FP}	RFSH active time	100		120		150		ns	
tFHR	RFSH hold time referenced to RAS	0		0		0		ns	
tFI	RFSH inactive time	110		120		150		ns	
tFRD	RFSH to RAS delay (Test mode write only)	50		50		50		ns	
tCPN	CAS precharge time	25		30		40		ns	
tCRP	CAS to RAS precharge time	-20		-20		-20		ns	19

OPERATION

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK4516 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, Row Address Strobe (RAS), latches the 7 row addresses into the chip. The high-to-low transition of the second clock, Column Address Strobe (CAS), subsequently latches the 7 column addresses into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way

that the address multiplexing operation is done outside of the critical timing path for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurence of a delayed signal derived from the \overline{RAS} clock chain. This "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

The "gated $\overline{\text{CAS}}$ " feature permits $\overline{\text{CAS}}$ to be activated at any time after t_{RAH} and it will have no effect on the

OPERATION (Continued)

worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of \overline{CAS} which are called t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if \overline{CAS} is applied to the MK4516 at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determined exclusively by the access time \overline{from} \overline{CAS} (t_{CAC}) rather than from \overline{RAS} (t_{RAC}), and \overline{RAS} access time will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The latter of WRITE or CAS to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS being brought low (active), the DIN is strobed by CAS, and the Input Data set-up and hold times are referenced to CAS. If the input data is not available at CAS time (late write) or if it is desired that the cycle be a read-write or read-modify-write cycle the WRITE signal should be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS.

Data is retrieved from the memory in a read cycle by maintaining \overline{WRITE} in the inactive or high state throughout the portion of the memory cycle in which both the \overline{RAS} and \overline{CAS} are low (active). Data read from the selected cell is available at the output port within the specified access time. The output data is the same polarity (not inverted) as the input data.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the MK4516 is the high impedance (open-circuit) state; anytime $\overline{\text{CAS}}$ is high (inactive) the D_{OUT} pin will be floating. Once the output data port has gone active, it will remain valid until $\overline{\text{CAS}}$ is taken to the precharge (inactive high) state. Note that $\overline{\text{CAS}}$ can be left active (low) indefinitely. This permits either $\overline{\text{RAS}}$ -only or $\overline{\text{RFSH}}$ refresh cycles to occur without invalidating D_{OUT}.

PAGE MODE OPERATION

The Page Mode feature of the MK4516 allows for successive memory operations at multiple column locations within the same row address. This is done by strobing the row address into the chip and maintaining the RAS signal low (active) throughtout all successive

memory cycles in which the row address is common. The first access within a page mode operation will be available at t_{RAC} or t_{CAC} time, whichever is the limiting parameter. However, all successive accesses within the page mode operation will be available at t_{CAC} time (referenced to \overline{CAS}). With the MK4516, this results in as much as a 50% improvement in access times! Effective memory cycle times are also reduced when using page mode.

The page mode boundary of a single MK4516 is limited to the 128 column locations determined by all combinations of the 7 column address bits. Operations within the page boundary need not be sequentially addressed and any combination of read, write, and readmodify-write cycle are permitted within the page mode operation.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2ms interval. Although any normal memory cycle will perform the required refreshing, this function is easily accomplished by using either RAS-only or RFSH type refreshing.


RAS-ONLY REFRESH

The RAS-only refresh cycle supported by the MK4516 requires that a 7 bit refresh address be valid at the device address inputs when RAS goes low (active). The state of the output data port during a RAS-only refresh is controlled by CAS. If CAS is high (inactive) during the entire time that RAS is asserted, the output will remain in the high impedance state. If CAS is low (active) the entire time that RAS is asserted, the output port will remain in the same state that it was prior to the issuance of the RAS signal. This is useful for single step operation. If CAS makes a low-to-high transition during the RAS-only refresh cycle, the output data buffer will assume the high impedance state.


PIN 1 REFRESH


RFSH type refreshing available on the MK4516 offers an attractive alternate refresh method. When the signal on pin 1, RFSH, is brought low during RAS inactive time (RAS high), an on-chip refresh counter is enabled and an internal refresh operation takes place. When RFSH is brought high (inactive) the internal refresh address counter is automatically incremented in preparation for the next refresh cycle. Data can be held valid from a previous cycle using CAS control during a RFSH type refresh cycle.

The internal refresh counter is a dynamic counter and requires refreshing. The 128 RFSH cycles every 2 milliseconds required to refresh the memory cells is adequate for this purpose. Only RFSH activated cycles affect the internal counter.




WRITE CYCLE (EARLY WRITE)







"RAS-ONLY" REFRESH CYCLE (SEE NOTE 10)





PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE








The use of RFSH mode for refreshing eliminates the need to generate refresh addresses externally.

Furthermore, when using RFSH refreshing, the address drivers, the CAS drivers, and WRITE drivers can be powered down during battery backup standby operation.


HIDDEN REFRESH

Either a RAS-only or RFSH type refresh cycle may take place while maintaining valid output data by extending the CAS active time from a previous memory read cycle. This feature is referred to as a hidden refresh. (See figures below.)

HIDDEN RAS-ONLY REFRESH CYCLE (SEE NOTE 10)



HIDDEN RESH REFRESH CYCLE (SEE NOTE 11)



RFSH (PIN 1) TEST CYCLE

A special timing sequence using the Pin 1 counter test cycle provides a convenient method of verifying the functionality of the RFSH activated circuitry.

When $\overline{\text{RFSH}}$ is activated prior to and remains valid through a normal write cycle, the D $_{IN}$ is written into the memory location defined by the current contents of the on-chip refresh counter and the column address present at the external address pins during the high-to-low transition of $\overline{\text{CAS}}$. (See Pin 1 counter test write timing diagram.)

The following test procedure may be used to verify the functionality of the internal refresh counter. There are a multitude of patterns and sequences which may also be used to verify the RFSH feature. This test should be performed after it has been confirmed that the device can uniquely address all 16,384 storage locations.

SUGGESTED RESH COUNTER TEST PROCEDURE

- Initialize the on-chip refresh counter. 64 cycles are adequate for this purpose.
- Write a test pattern of zeroes into the memory at a single column address and all row addresses by using 128 RFSH (pin 1) refresh counter test write cycles.
- Verify the data written into the RAM by using the column address used in step 2 and sequence through all row address combinations by using conventional read cycles.
- 4. Compliment the test pattern and repeat steps 2 and 3.



32,768 x 1-BIT DYNAMIC RAM

MK4332(D)-3

FEATURES

- ☐ Utilizes two industry standard MK 4116 devices in ☐ Common I/O capability using "early write" an 18-pin package configuration
- 200ns access time, 375ns cycle (MK 4116-3)
- Separate RAS, CAS Clocks
- ± 10% tolerance on all power supplies (+12V.±5V)
- ☐ Low power: 482mW active, 40mW standby (max)
- □ Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION


The MK 4332 is a new generation MOS dynamic random access memory circuit organized as 32,768 words by 1 bit. As a state-of-the-art MOS memory device, the MK4332 (32K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user

The technology used to fabricate the MK 4332 is MOSTEK's double-poly, N-channel silicon gate, POLY II process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power

- operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles for each MK 4116 device in the dual density configuration
- Pin compatible to MK 4116 and MK 4164

dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4332 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4332 to be packaged in a standard 18-pin DIP. This standard package configuration, is compatible with widely available automated testing and insertion equipment, and it provides the highest possible system bit densities and simplifies system upgrade from 16K to 64K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	0.5V to +20V
Voltage on VDD, VCC supplies relative to VSS	1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)	0V
Operating temperature, TA (Ambient)	0°C to + 70°C
Storage temperature (Ambient)	65° C to + 150 $^{\circ}$ C
Short circuit output current	50mA
Power dissipation	1 Watt

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶ (0° C \leq T $_{\Delta} \leq$ 70° C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD} V _{CC} V _{SS} V _{BB}	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	-	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	-	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leqslant T_{A} \leqslant 70^{\circ}C)$ $(V_{DD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%; -5.7V \leqslant V_{BB} \leqslant -4.5V; V_{SS} = 0V)$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min)	IDD1 ICC1 IBB1		36.5 300	mA μA	4,19 5 19
STANDBY CURRENT Power supply standby current (RAS = V _{IHC} , D _{OUT} = High Impedance)	IDD2 ICC2 IBB2	-20	3.0 20 200	mΑ μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = tRC Min)	IDD3 ICC3 IBB3	-20	26.5 20 300	mΑ μΑ μΑ	4, 19 19
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = VIL, CAS cycling; tpC = tpC Min)	IDD4 ICC4 IBB4		28.5 300	mA μA	4,19 5 19
INPUT LEAKAGE Input leakage current, any input (VBB = $-5V$, $0V \le V_1N \le +7.0V$, all other pins not under test = 0 volts)	(L)	-20	20	μΑ	
OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, $0V \le V_{OUT} \le +5.5V$)	10(L)	-20	20	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

- T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- All voltages referenced to V_{SS}.
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby
- mode, $\rm V_{CC}$ may be reduced to $\rm V_{SS}$ without affecting refresh operations or data retention. However, the $\rm V_{OH}$ (min) specification is not guaranteed in this mode.
- 4. I $_{DD1}$, I $_{DD3}$, and I $_{DD4}$ depend on cycle rate. See figures 2,3, and 4 for I $_{DD}$ limits at other cycle rates.
 - I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 Ω typ) to data out. At all other times I_{CC} consists of leakage currents only.

5.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) $(0 \text{ C} \le T_A \le 70 \text{ C})^1 (\text{V}_{DD} = 12.0 \text{V} \pm 10 \text{W}; \text{V}_{CC} = 5.0 \text{V} \pm 10 \text{W}, \text{V}_{SS} = 0 \text{V}, -5.7 \text{V} \le \text{V}_{BB} \le -4.5 \text{V})$

		_	4332			
PARAMETER	SYMBOL	·	MAX	UNITS	NOTES	
Random read or write cycle time	tRC	375		ns	9	
Read-write cycle time	tRWC	375		ns	9	
Read modify write cycle time	tRMW	405		ns	9	
Page mode cycle time	tPC	225		ns	9	
Access time from RAS	tRAC		200	ns	10,12	
Access time from CAS	tCAC		135	ns	11,12	
Output buffer turn-off delay	tOFF	0	50	ns	13	
Transition time (rise and fall)	tΤ	3	50	ns	8	
RAS precharge time	tRP	120		ns		
RAS pulse width	tRAS	200	10,000	ns		
RAS hold time	tRSH	135		ns		
CAS hold time	tCSH	200		ns		
CAS pulse width	tCAS	135	10,000	ns		
RAS to CAS delay time	tRCD	25	65	ns	14 ·	
CAS to RAS precharge time	tCRP	-20		ns		
Row Address set-up time	tASR	0		ns		
Row Address hold time	tRAH	25		ns		
Column Address set-up time	tASC	-10		ns		
Column Address hold time	tCAH	55		ns		
Column Address hold time referenced to RAS	tAR	120		ns		
Read command set-up time	tRCS	0		ns		
Read command hold time	tRCH	0		ns		
Write command hold time	twch	55		ns		
Write command hold time referenced to RAS	twcr	120		ns		
Write command pulse width	twp	55		ns		
Write command to RAS lead time	tRWL	70		ns		
Write command to CAS lead time	tCWL	70		ns		
Data-in set-up time	tDS	0		ns	15	
Data-in hold time	tDH	55		ns	15	
Data-in hold time referenced to RAS	tDHR	120		ns		
CAS precharge time (for page-mode cycle only)	tCP	80		ns		
Refresh period	tREF	-	2	ms		
WRITE command set-up time	twcs	20		ns	16	
CAS to WRITE delay	tCWD	80		ns	16	
RAS to WRITE delay	tRWD	145		ns	16	

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume t_T = 5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- The specifications for t_{RC} (min) t_{RMW} (min) and t_{RWC} (min) are used only to indicate
 cycle time at which proper operation over the full temperature range (0. C ≤ T_A ≤ 70°C) is assured.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 11. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 12. Measured with a load equivalent to 2 TTL loads and 100pF.
- topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 15. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 6. twCs. tcWD and tqWD are restrictive operating parameters in read write and read modify write cycles only. If twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD ≥ tcWD (min) and tqWD ≥ tqWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Effective capacitance calculated from the equation C = $\frac{1\Delta t}{\Delta V}$ with ΔV = 3 volts and power supplies at nominal levels.
- 18. CAS = VIHC to disable DOUT
- 19. One 16K RAM is active while the other is in standby mode

AC ELECTRICAL CHARACTERISTICS

(0°C \leq TA \leq 70°C) (VDD = 12.0V \pm 10%; VSS = 0V; $-5.7V \leq$ VBB \leq -4.5V)

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{1N}	C _{I1}	8	10	pF	17
Input Capacitance RAS, CAS,	C ₁₂	8	10	pF	17
Output Capacitance (DOUT)	c ₀	10	14	pF	17, 18
Input Capacitance WRITE	C _{I3}	16	20	pF	17

AC Characteristics and Timing Diagrams of MK4116-3.




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation. T_A (max) for operation at cycling rates greater than 2.66 MHz (t_{CYC} <375ns) is determined by T_A (max)° C = 70–9.0 x (cycle rate MHz –2.66) for -3.





Fig. 3 Maximum I_{DD3} versus cycle rate for device operation at extended frequencies. I_{DD3} (max) curve is defined by the equation:

 $I_{DD3}(max) mA = 10 + 6.5 x cycle rate [MHz] for -3$



CYCLE RATE (MHz)= $10^3/t_{RC}$ (ns) Fig. 2 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation:

 I_{DD1} (max) mA = 10 + 9.4 x cycle rate [MHz] for -3






Fig. 4 Maximum $I_{\mbox{DD4}}$ versus cycle rate for device operation in page mode. $I_{\mbox{DD4}}$ (max) curve is defined by the equation:

 I_{DD4} (max) mA = 10 + 3.75 x cycle rate [MHz] for -3


READ CYCLE




WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE NOTE: CAS = VIHC, WRITE = Don't Care






PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



DESCRIPTION (continued)

System oriented features include \pm 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods. The MK 4332 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4332 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

User access of a unique memory location is accomplished by multiplexing 14 address bits onto 7 address inputs and by proper control of the RAS and CAS clocks in a manner identical to operation of the MK 4116 in a memory array board. The 14 address bits required to decode 1 of the 16,384 cell locations within each MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after trap and it will have no effect on the worst case data access time (trap) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called trap (min) and trap (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4332 at a point in time beyond the trap (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (trap), and access time from $\overline{\text{RAS}}$ will be lengthened by the amount that trap exceeds the trap (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is <u>latched</u> into an on-chip register by a combination of WRITE and <u>CAS</u> while <u>RAS</u> is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits

several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the readwrite and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS). Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4332 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

Since the outputs to both 16K devices are tied together, care must be taken with the timing relationships of the two devices. Both devices cannot be activated at the same time as a data output conflict can occur.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the dati read from the selected cell. This output data is the same polarity (not inverted) as the input data. Onchaving gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins

with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to VSS (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4332 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4332 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, the page boundary of the MK4332 can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

REFRESH

Refresh of the MK4116 is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Each MK4116 in the MK4332 Assembly must receive all 128 refresh cycles within the 2ms time interval in order to completely refresh all 32,768 memory cells.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh resuls in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

POWER CONSIDERATIONS

Most of the circuitry used in the MK 4332 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4332 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4332 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4332 can be reduced and the (guaranteed maximum) average power dissipation of the dévice will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4332 family is guaranteed to have a maximum IDD1 requirement of 36.5mA @ 375ns cycle with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum IDD1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

NOTE: Additional power supply tolerance has been included on the V_{BB} supply to allow direct interface capability with both -5V systems -5.2V ECL systems.

Fig. 5 Typical Current Waveforms for the MK 4116

RAS/CAS CYCLE

LONG RAS/CAS CYCLE

RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

LONG RAS

L

50 NANOSECONDS / DIVISION

V--65

Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

POWER UP

The MK 4332 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies


such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).


After power is applied to the device, the MK 4332 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose. Each MK 4116 device must receive the 8 initialization cycles.


(0


TYPICAL CHARACTERISTICS OF THE MK 4116




















































65,536 x 1-BIT DYNAMIC RAM

MK4164(N/E)-12/15

FEATURES

- □ Recognized industry standard 16-pin configuration from Mostek
- \square Single +5V (\pm 10%) supply operation
- ☐ On chip substrate bias generator for optimum performance
- ☐ Low power: 330mW active, max 22mW standby, max
- □ 120ns access time, 265ns cycle time (MK4164-12) 150ns access time, 325ns cycle time (MK4164-15)
- ☐ Indefinite DOUT hold using CAS control

DESCRIPTION

The MK4164 is the new generation dynamic RAM, organized 65,536 words by 1 bit, it is the successor to the industry standard MK4116. The MK4164 utilizes Mostek's Scaled Poly 5 process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Performance previously unachieved will be the standard for this new generation device. The use of dynamic circuitry throughout, including the 512 sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or internal and external operating margins. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between dynamic RAM generations.


Multiplexed address inputs (a feature dating back to the industry standard, MK4096, 1973) permits the MK4164 to be packaged in a standard 16-pin DIP with only 15 pins required for basic functionality. Mostek is utilizing this spare pin for a new refresh feature. The MK4164 is designed to be compatible with the JEDEC standards for the 64K x 1 dynamic RAM. The compatibility with the MK4516 (16K) will also permit a common board design to service both the MK4516 and MK4164 designs.

The output of the MK4164 can be held valid indefinitely by holding CAS active low. This is quite useful since a refresh cycle can be performed while holding data valid from a previous cycle.

- ☐ Common I/O capability using "early write"
- ☐ Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- ☐ All inputs TTL compatible, low capacitance, and are protected against static charge
- ☐ Scaled POLY 5 technology
- ☐ Pin compatible with the MK4516 (16K RAM)
- □ 128 refresh cycles (2msec)
 Pin 9 is not needed for refresh
- ☐ Offers two variations of hidden refresh

The 64K RAM from Mostek is the culmination of several years of circuit and process development, proven in predecessor products.

PIN OUT



PIN FUNCTIONS RAS Address Inputs A_0 A_7 Row Address Strobe CAS Column Address WRITE Read-Strobe Write Input Data In D_{IN} RESH Refresh Data Out DOUT V_{CC} Power (· 5V) v_{ss} **GND**

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	65°C to +150°C
Storage Temperature (Plastic)	55°C to +125°C
Power Dissipation	1 Watt
Short Circuit Output Current	50m A

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Thisis a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	1
V _{IH}	Input High (Logic 1) Voltage, All Inputs	2.4	_	V _{CC} +1	V	1
V _{IL}	Input Low (Logic 0) Voltage, All Inputs	-2.0		.8	V	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0V \pm 10\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	OPERATING CURRENT t _{RC} = 265ns		60	mA	2
l _{CC2}	STANDBY CURRENT Power supply standby current (RAS = V _{IH} , D _{OUT} = High Impedance)		4	mA	2
I _{1(L)}	INPUT LEAKAGE Input leakage current, any input (0V \leq V _{IN} \leq +5.5V, all other pins not under test = 0 volts)	-10	10	μΑ	
l _{O(L)}	OUTPUT LEAKAGE Output leakage current (D $_{OUT}$ is disabled, $0V \le V_{OUT} \le +5.5V$)	-10	10	μΑ	
V _{OH} V _{OL}	OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA) Output Low (Logic 0) voltage (I _{OUT} = 4.2mA	2.4	0.4	V V	

NOTES:

- All voltages referenced to V_{SS}.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.
- 3. An initial pause of 100 µs is required after power-up followed by an 8 RAS or RFSH cycles before proper device operation is achieved. If refresh counter is to be effective a minimum of 64 active RFSH initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used.
- AC characteristics assume t_T = 5ns.
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- 7. Load = 2 TTL loads and 50 pF.

- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- RFSH = V_{IH} or V_{IL}, but is allowed to make an active to inactive transition during the RAS active time of RAS - only refresh cycle. WRITE = don't care. Data out depends on the state of CAS. If CAS = V_{IH}, data output is high impedance. If CAS = V_{IL}, the data output will contain data from the last valid read cycle.
- 11. RAS = V_{IH}, CAS = V_{IH} or V_{IL}, but is allowed to make an active to inactive transition during the Pin 1 refresh cycle. ADDRESSES and WRITE = don't care. Data out depends on the state of CAS. If CAS = V_{IH}, data output is high impedance. If CAS = V_{IL}, the data output will contain data from the last valid read cycle.

NOTES Continued:

- 12 t_{OFF} max defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed wirte or read-modify-write cycles.
- 16. tWCS, tCWD, and tRWD are restrictive operating parameters in READ/WRITE and READ/MODIFY/WRITE cycles only. If tWCS \geq tWCS (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tCWD \geq tCWD (min) and tRWD \geq tRWD (min) the cycle is a READ/WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until CAS goes back to VIH) is indeterminate.
- 17. If the RFSH function is not used, pin 1 may be left open (no connect).
- The transition time specification applies for all inputs signals. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(3,4,5,10,11,17,18) $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$, $V_{CC} = 5.0V \pm 10\%$

				MK41	164-12	MK4164-15			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time			265		325		ns	6,7
tRMW	Read modify write cycle time			310		380		ns	6,7
tPC	Page mode cycle time			140		165		ns	6,7
^t RAC	Access time from RAS				120		150	ns	7,8
tCAC	Access time from CAS				60		75	ns	7,9
^t OFF	Output buffer turn-off delay			0	35	0	40	ns	12
tŢ	Transition time (rise and fall)			3	50	3	50	ns	5,18
t _{RP}	RAS precharge time			135		165		ns	
tRAS	RAS pulse width			120	10,000	150	10,000	ns	
^t RSH	RAS hold time			60		75		ns	-
tCSH	CAS hold time			120		150		ns	
tCAS	CAS pulse width			60	∞	75	∞	ns	
^t RCD	RAS to CAS delay time			20	60	20	75	ns	13
^t RRH	Read comman <u>d hold time</u> referenced to RAS			25		30		ns	14
^t ASR	Row address set-up time			0		0		ns	
^t RAH	Row address hold time			15		20		ns	
t _{ASC}	Column address set-up time			0		0		ns	
^t CAH	Column address hold time			20	1	45		ns	
^t AR	Column addre <u>ss h</u> old time referenced to RAS			80		120		ns	
t _{RCS}	Read command set-up time			0.		0		ns	
^t RCH	Read command hold time referenced to CAS			0		0		ns	14
twch	Write command hold time			40		50		ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued) (3,4,5,10,11,17,18) (0°C \leq T $_A$ \leq 70°C), V $_{CC}$ = 5.0V \pm 10%

				MK41	64-12	MK4164-15			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
^t WCR	Write command hold time referenced to RAS			100		125		ns	
tWP	Write command pulse width			35		45		ns	
^t RWL	Write command to RAS lead time			40		50		ns	
tCWL	Write command to CAS lead time			40		50		ns	
^t DS	Data-in set-up time			0		0		ns	15
^t DH	Data-in hold time			40		45		ns	15
^t DHR	Data-in hold time referenced to RAS			100		125		ns	
^t CP	CAS precharge time (for page-mode cycle only)			70		80		ns	
^t REF	Refresh Period				2		2	ms	
twcs	WRITE command set-up time			0		0		ns	16
tCWD	CAS to WRITE delay			60		75		ns	16
^t RWD	RAS to WRITE delay			120		150		ns	16
tFSR	RFSH set-up time referenced to RAS			135		165		ns	
tRFD	RAS to RFSH delay			135		165		ns	
t _{FC}	RFSH cycle time			265		325		ns	
t _{FP}	RFSH active time			120		150		ns	
tFI	RFSH inactive time			135		165		ns	
tCPN	CAS precharge time			30		40		ns	


READ CYCLE




WRITE CYCLE (EARLY WRITE)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE






"RAS-ONLY" REFRESH CYCLE (SEE NOTE 10)



RFSH (PIN 1) REFRESH CYCLE (SEE NOTE 11)



OPERATION

The 16 address bits required to decode 1 of the 65,536 cell locations within the MK4164 are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, Row Address Strobe (RAS), latches the 8 row addresses into the chip. The high-to-low transition of the second clock, Column Address Strobe (CAS), subsequently latches the 8 column addresses into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical timing path for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. The "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

The "gated CAS" feature permits CAS to be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if CAS is applied to the MK4164 at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determined exclusively by the access time from CAS (t_{CAS}) rather than from RAS (t_{RAS}), and RAS access time will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The latter of WRITE or CAS to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS being brought low (active), the DIN is strobed by CAS, and the Input Data set-up and hold times are referenced to CAS. If the input data is not available at CAS time (late write) or if it is desired that the cycle be a read-write or read-modify-write cycle the WRITE signal should be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which both the RAS and CAS are low (active). Data read from the selected cell is available at the output port within the specified access time. The output data is the same polarity (not inverted) as the input data.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the MK4164 is the high impedance (open-circuit) state; anytime CAS is high (inactive) the D_{OUT} pin will be floating. Once the output data port has gone active, it will remain valid until CAS is taken to the precharge (inactive high) state. Note that CAS can be left active (low) indefinitely. This permits either RAS-only or RFSH refresh cycles to occur without invalidating D_{OUT} .

PAGE MODE OPERATION

The Page Mode feature of the MK4164 allows for successive memory operations at multiple column locations within the same row address. This is done by strobing the row address into the chip and maintaining the RAS signal low (active) throughout all successive memory cycles in which the row address is common. The first access within a page mode operation will be available at t_{RAC} or t_{CAC} time, whichever is the limiting parameter. However, all successive accesses within the page mode operation will be available at t_{CAC} time (referenced to CAS). With the MK4164, this results in as much as a 50% improvement in access times! Effective memory cycle times are also reduced when using page mode.

The page mode boundary of a single MK4164 is limited to the 256 column locations determined by all combinations of the 8 column address bits. Operations within the page boundary need not be sequentially addressed and any combination of read, write, and readmodify-write cycles are permitted within the page mode operation.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2ms interval. Although any normal memory cycle will perform the required refreshing, this function is easily accomplished by using either RAS-only or RFSH type refreshing.

RAS-ONLY REFRESH

The RAS-only refresh cycle supported by the MK4164 requires that a 7 bit refresh address be valid at the

device address inputs when RAS goes low (active). The state of the output data port during a RAS-only refresh is controlled by CAS. If CAS is high (inactive) during the entire time that RAS is asserted, the output will remain in the high impedance state. If CAS is low (active) the entire time that RAS is asserted, the output port will remain in the same state that it was prior to the issuance of the RAS signal. This is useful for single step operation. If CAS makes a low-to-high transition during the RAS-only refresh cycle, the output data buffer will assume the high impedance state.

PIN 1 REFRESH

RFSH type refreshing available on the MK4164 offers an attractive alternate refresh method. When the signal on pin 1, RFSH, is brought low during RAS inactive time (RAS high), an on-chip refresh counter is enabled and an internal refresh operation takes place. When RFSH is brought high (inactive) the internal refresh address counter is automatically incremented in preparation for the next refresh cycle. Data can be held valid from a previous cycle using CAS control during a RFSH type refresh cycle.


The internal refresh counter is a dynamic counter and requires refreshing. The 128 RFSH cycles every 2 milliseconds required to refresh the memory cells is adequate for this purpose. Only RFSH activated cycles affect the internal counter.

The use of RFSH mode for refreshing eliminates the need to generate refresh addresses externally. Furthermore, when using RFSH refreshing, the address drivers, the CAS drivers, and WRITE drivers can be powered down during battery backup standby operation.

HIDDEN REFRESH

Either a RAS-only or RFSH type refresh cycle may take place while maintaining valid output data by extending the CAS active time from a previous memory read cycle.

This feature is referred to as a hidden refresh. (See figures below.)



RFSH (PIN 1) TEST CYCLE

A special timing sequence using the PIN 1 counter test cycle provides a convenient method of verifying the functionality of the RFSH activated circuitry.

This special test sequence will be announced at a later date

1980 MEMORY DATA BOOK









STATIC RAMS



4K x 1-BIT STATIC RAM

MK2147(J)-55/70/85

FEATURES

- □ Scaled Poly 5[™] technology
- □ Industry standard 18-pin dip configuration

☐ High perfo	rmance	Power Supply Current			
Part Number	Access Time	Cycle Time	Max. Active	Max. Standby	
MK2147-55	55ns	55ns	180mA	30mA	
MK2147-70	70ns	70ns	160mA	20mA	
MK2147-85	85ns	85ns	160mA	20mA	

DESCRIPTION

The MK2147 uses MOSTEK's Scaled Poly 5[™] process and advanced circuit design techniques to package 4096 words by 1-bit of static RAM on a single chip requiring a single +5 volt supply. The MK2147 is functionally equivalent and pin compatible with the established industry standard 18-pin high performance 4K x 1 static RAM.


MOSTEK's Address Activated™ circuit design technique is utilized to achieve high performance, low

- □ Address Activated[™] static memory—no clock or timing strobe required
- □ Access time equal cycle time
- ☐ Chip select power down feature
- □ Single +5V ($\pm 10\%$) power supply
- ☐ On-chip substrate bias generator
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Three-state TTL compatible output

power, and easy user implementation. The device has a VIH = 2.0V, VIL = 0.8V, VOH = 2.4V, and VOL = 0.4V making it totally compatible with all TTL family devices. The MK2147 has a chip select power down feature which automatically reduces the power dissipation when the chip select, $\overline{\text{CS}}$, is brought inactive (high).

The MK2147 is designed for memory applications that require high bit densities, fast access, and short cycle times. The MK2147 offers the user a high density cost effective alternative to bipolar and previous generation N-MOS fast memory.

PIN CONNECTION



PIN NAMES

TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
Н	Х	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	Н	Read	DOUT	Active

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	1.5V to +7.0V
Temperature Under Bias	
Storage temperature (Ambient) (Ceramic)	
D.C. output current	
Power dissipation	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹

 $(0 \le TA \le 70^{\circ}C)^{**}$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{cc}	Supply Voltage	4.5	5.0	5.5	Volts	1
v _{ss}	Supply Voltage	0	0	0	Volts	1
V _{IH}	Logic "1" Voltage All Inputs	2.0		VCC + 1	Volts	1
V _{IL}	Logic "O" Voltage All Inputs	-1.0		0.8	Volts	1

DC ELECTRICAL CHARACTERISTICS1

(0°C \leq TA \leq +70°C) ** (VCC = 5.0 volts \pm 10%)

		MK2147-55 MK2147-70 MK2147-85			-				
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
lcc	Operating Current		180		160		160	mA	Out- put Open
I _{SB}	Standby Current		30		20		20	mA	
l _{PO}	Peak Power-on Current		70		50		30	mA	14
ال	Input Leakage Current (Any Input)		10		10		10	μΔ	2
l _{OL}	Output Leakage Current		50		50		50	μΑ	2
VOH	Output Logic "1" Voltage IOUT = -4mA	2.4		2.4		2.4		V	
VOL	Output Logic "O" Voltage IOUT = 8mA		0.4		0.4		0.4	V	

AC ELECTRICAL CHARACTERISTICS¹

(0° C \leq TA \leq + 70° C)** (VCC = +5.0 volts \pm 10%)

	PARAMETER	TYP	MAX	NOTES
C _{IN}	Input Capacitance		5Pf	12
COUT	Output Capacitance		7Pf	12, 13

^{**}The operating ambient temp, range is guaranteed with transverse air flow exceeding 400 Linear feet per minute.


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 3.4 (0°C \leq TA \leq 70°C)** (VCC = 5.0 volts \pm 10%)

SYMBOL	PARAMETER	MK21	MK2147-55 MK		MK2147-70 MI		47-85	UNIT	NOTE
		MIN	MAX	MIN	MAX	MIN	MAX	1	
RC	Read Cycle Time	55		70		85		ns	
tAA	Address Access Time		- 55		70		85	ns	5
tCSA1	Chip Select Access Time		55		70		85	ns	5,7
tCSA2	Chip Select Access Time		65		80		85	ns	5,8
tOH	Output Hold From Address Change	5		5		5		ns	
tLZ	Chip Selection to Output Low Z	10		10		10		ns	
tHZ	Chip Deselection to Output High Z	0	40	0	40	0	40	ns	6
tPU	Chip Selection to Power Up Time	0		0		0		ns	
tPD	Chip Deselection to Power Down		30		30		30	ns	
tWC	Write Cycle Time	55		70		85		ns	
tCW	Chip Select to End of Write	45		55		65		ns	
tAW	Address Valid to End of Write	45		55		65		ns	
tAS	Address Setup Time	0		0		0		ns	
tWP	Write Pulse Width	35		40		45		ns	
tWR	Write Recovery Time	10		15		20		ns	
tDW	Data Valid to End of Write	25		30		30		ns	
tDH	Data Hold Time	10		10		10		ns	
tWZ	Write Enable to Output in High Z	0	30	0	35	0	40	ns	6
tOW	Output Active From End of Write	0		0		0		ns	

NOTES:

- All voltages referenced to VSS.
- Measured with $0 \le VI \le 5V$ and output deselected.
- AC measurements assume tT = 10ns, levels VSS to 3.5V Input and output timing reference levels are at 1.5V.
- Measured with a load as shown in Figure 1. tHZ and tWZ defines the time at which the output achieves the open circuit
- condition and is not referenced to output voltage levels. 7. Chip deselected for greater than 55ns prior to selection.

OUTPUT LOAD Figure 1




- Chip deselected for a finite time that is less than 55ns prior to selection. (If the deselect time is Ons, the chip is by definition selected and access occurs according to Read Cycle No. 1).

 WE is high for Read Cycles.
- 10. Device is continuously selected CS ≤ VIL
- 11. Addresses valid prior to or coincident with CS transistion low.
- Effective capacitance calculated from the equation C = $\frac{1\Delta t}{\Delta V}$ with $\frac{\Delta V}{\Delta V}$ = 3 volts and power supplies at nominal levels. 12.
- Output buffer is deselected.

 VCC = VSS to VCC min.

 CS = lower of VCC or VIH min.





4096 x 1-BIT STATIC RAM

MK4104(J/N/E) Series

FEATURES

 Combination static storage cells and dynamic control circuitry for truly high performance

PART NUMBER	ACCESS TIME	CYCLE TIME
MK4104-3/-33	200ns	310ns
MK4104-4/-34	250ns	385ns
MK4104-5/-35	300ns	460ns
MK4104-6	350ns	535ns

- ☐ Low Active Power Dissipation: 150mW (Max)
- Battery backup mode (3V/10mW on -33, -34 and -35)

- \square Standby Power Dissipation less than 28 mW (at $V_{CC} = 5.5V$)
- ☐ Single +5V Power Supply (± 10% tolerance)
- □ Fully TTL Compatible

Fanout: 2 – Standard TTL 2 – Schottky TTL

12 - Low Power Schottky TTL

☐ Standard 18-pin DIP

DESCRIPTION


The MOSTEK MK 4104 is a high performance static random access memory organized as 4096 one bit words. The MK 4104 combines the best characteristics of static and dynamic memory techniques to achieve a TTL compatible, 5 volt only, high performance, low power memory device. It utilizes advanced circuit design concepts and an innovative state-of-the-art N-channel silicon gate process specially tailored to provide static data storage with the performance (speed and power) of dynamic RAMs. Since the storage cell is static_the device may be stopped indefinitely with the CE clock in the off (Logic 1) state.

All input levels, including write enable (\overline{WE}) and chip enable (\overline{CE}) are TTL compatible with a one level of


2.2 volts and a zero level of 0.8 volts. This gives the system designer for a logic "1" state, at least 200mV of noise margin when driven by standard TTL and a minimum of 500mV when used with high performance Schottky TTL. These margins are wider than on most TTL compatible MOS memories available. The push-pull output (no pull-up resistor required) delivers a one level of 2.4V minimum and a zero level of .4 volts maximum. The output has a fanout of 2 standard TTL loads or 12 low power Schottky loads.

The RAM employs an innovative static cell which occupies a mere 2.75 square mils (½ the area of previous cells) and dissipates power levels comparable

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

An-A11	Address Inputs	V _{SS}	Ground
Ao-A11 CE	Chip Enable	V _C C WE	Power (+5V)
D _{IN}	Data Input	WE	Write Enable
DOUT	Data Output	1	

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS $\dots -1.0 V$ to +7.0 V
Operating Temperature TA (Ambient) 0° C to + 70° C
Storage Temperature (Ambient) (Ceramic) -65° C to $+150^{\circ}$ C
Storage Temperature (Ambient) (Plastic)55° C to +125° C
Power Dissipation
Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ} C \leqslant T_{A} \leqslant + 70^{\circ} C)$

	PARAMETER	MK4	104 S	LIMITS	NOTES	
	FANAMETER	MIN	TYP	MAX	UNITS	NOTES
VCC	Supply Voltage	4.5	5.0	5.5	Volts	1
VSS	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.2		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-1.0		.8	Volts	1

DC ELECTRICAL CHARACTERISTICS1

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) \text{ (V}_{CC} = 5.0 \text{ volts} \pm 10\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average VCC Power Supply Current		27	mA	2
ICC2	Standby VCC Power Supply Current		5	mA	3
IIL	Input Leakage Current (Any Input)	-10	10	μΑ	4
lor	Output Leakage Current	-10	10	μΑ	3, 5
Vон	Output Logic "1" Voltage IOUT=-500μA	2.4		Volts	
VOL	Output Logic "O" Voltage IOUT= 5mA		0.4	Volts	

AC ELECTRICAL CHARACTERISTICS¹

 $(0^{\circ} \text{ C} \leq \text{TA} \leq +70^{\circ} \text{ C}) \text{ (VCC} = +5.0 \text{ volts } \pm 10\%)$

	PARAMETER	TYP	MAX	NOTES
Cı	Input Capacitance	4pF	6pF	14
C ₀	Output Capacitance	6pF	7pF	14

NOTES:

- 1. All voltages referenced to VSS.
- 2. I_{CC1} is related to precharge and cycle times. Guaranteed maximum values for I_{CC1} may be calculated by: I_{CC1} [ma] = (5t_p + 15(t_C - t_p) + 4720) ÷ t_C where t_p and t_C are expressed in nanoseconds. Equation is referenced to the -3 device, other devices derate to the same curve. Data outputs open.
- 3. Output is disabled (open circuit), CE is at logic 1.
- 4. All device pins at 0 volts except pin under test at $0 \leqslant V_{\mbox{\footnotesize IN}} \leqslant 5.5$ volts. $(V_{\mbox{\tiny CC}} = 5V)$
- 5. 0V ≤ V_{OUT} ≤+ 5.5V . (V(= 5V)
- During power up, CE and WE must be at V_{IH} for minimum of 2ms after V_{CC} reaches 4.5V, before a valid memory cycle can be accomplished.
- Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.

- 8. If \overline{WE} follows \overline{CE} by more than t_{WS} then data out may not remain open circuited.
- 9. Determined by user. Total cycle time cannot exceed t_{CE} max.
- Data-in set-up time is referenced to the later of the two falling clock edges CE or WE.
- 11. AC measurements assume t_T = 5ns. Timing points are taken at .8V and 2.0V on inputs and .8V and 2.0V on the output. Transition times are also taken between these levels.
- 12. $t_C = t_{CE} + t_P + 2t_T$.
- The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within t_{OFF}.
- 14. Effective capacitance calculated from the equation C = $I\frac{\Delta t}{\Delta V}$ with ΔV equal to 3V and V_{CC} nominal.
- 15. $t_{RMW} = t_{AC} + t_{WPL} + t_{P} + 3t_{T} + t_{MOD}$

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS6,11 (0° C < TA < +70° C) (VCC = +5.0 volts \pm 10%)1


		MK4	104-3/33	MK41	04-4/34	MK41	04-5/35	MK4	104-6		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tC	Read or Write Cycle Time	310		385		460		535		ns	12
tAC	Random Access		200		250		300		350		7
tCE	Chip Enable Pulse Width	200	10,000	250	10,000	300	10,000	350	10,000		
tp	Chip Enable Precharge Time	100		125		150		175			
^t AH	Address Hold Time	110		135		165		190			
tAS	Address Set-Up Time	0		0		0		0			
tOFF	Output Buffer Turn-Off Delay	0	50	0	65	0	75	0	100		13
tRS	Read Command Set-Up Time	0		0		0		0			8
tws	Write Enable Set-Up Time	-20		-20		-20		-20			8
^t DHC	Data Input Hold Time										
	Referenced to CE	170		210		250		285			
tDHW	Data Input Hold Time										
	Referenced to WE	70		90		105		125			
tww	Write Enabled Pulse Width	60		75		90		105			
tMOD	Modify Time	0	10,000	0	10,000	0	10,000	0	10,000		9
tWPL	WE to CE Precharge Lead Time	70		85		105		120			10
tDS	Data Input Set-Up Time	0		0		0		0			
tWH	Write Enable Hold Time	150		185		225		260			
tΤ	Transition Time	5	50	5	50	5	50	5	50		
tRMW	Read-Modify-Write Cycle Time	385		475		570		660			16

STANDBY CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

		MK4	1104-33	MK4	104-34	MK4	104-35	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
VPD	VCC In Standby	3.0		3.0		3.0		Volts
IPD	Standby Current		3.3		3.3		3.3	mΑ
tF	Power Supply Fall Time	100		100		100		μsec
t _R	Power Supply Rise Time	100		100		100		μsec
^t CE	Chip Enable Pulse Width	200		250		300		μsec
tPPD	Chip Enable Precharge To							
	Power Down Time	100		125		150		nsec
VIH	Min CE High "I" Level	2.2		2.2		2.2		Volts
^t RC	Standby Recovery Time	500		500		500		μsec

POWER DOWN WAVEFORM



DESCRIPTION (Cont'd)


to CMOS. The static cell eliminates the need for refresh cycles and associated hardware thus allowing easy system implementation.


Power supply requirements of +5V ± 10% tolerance combined with TTL compatability on all I/O pins permits easy integration into large memory configurations. The single supply reduces capacitor count and permits denser packaging on printed circuit boards. The 5V only supply requirement and TTL compatible I/O makes this part an ideal choice for next generation +5V only microprocessors such as MOSTEK's MK3880 (Z80). The early write mode (WE active prior to CE) permits common I/O oper-

ation, needed for Z80 interfacing, without external circuitry.

The MK4104-3X series has the added capability of retaining data in a reduced power mode. VCC maybe lowered to 3V with a guaranteed power dissipation of only 10mW maximum. This makes the MK4104 ideal for those applications requiring data retention at the lowest possible power as in battery operation.

Reliability is greatly enhanced by the low power dissipation which causes a maximum junction rise of only at 8°C at 1.86 Megahertz operation. The MK 4104 was designed for the system designer and user who require the highest performance available along with MOSTEK's proven reliability.





OPERATION

READ CYCLE

The circuit offers one bit of the possible 4096 by decoding the 12 address bits presented at the inputs. The address bits are strobed into the chip by the negative-going edge of the Chip Enable (CE) clock. A read cycle is accomplished by holding the 'write enable' (WE) input at a high level (VIH) while clocking the CE input to a low level (VIL). At access time (tAC) valid data will appear at the output. The output is unlatched by a positive transition of CE and therefore will be open circuited (high impedance state) from the previous cycle to access time and will go open again at the end of the present cycle when CE goes high.

Once the address hold time has been satisfied, the addresses may be changed for the next cycle.

WRITE CYCLE

Data that is to be written into a selected cell is strobed into the chip on the later occurring negative edge of CE or WE. If the negative transition of WE occurs prior to the leading edge of CE as in an "early" write cycle then the CE input serves as the strobe for data-in. If CE leading edge occurs prior to the leading edge of WE as in a read-modifywrite cycle then data-in is strobed by the WE input. Due to the internal timing generator, two independent timing parameters must be satisfied for DI hold time, these are, tDHW and tDHC. For a R/W or RMW cycle tohc is automatically satisfied making tohw the more restrictive parameter. For a write only cycle either parameter can be more restrictive depending on the position of WE relative to CE. In any event both parameters must be satisfied.

In an 'early' write cycle the output will remain in an open or high impedance state. In a read-modify

write operation the output will go active through the modify and write period until \overline{CE} goes to precharge. If the cycle is such that \overline{WE} goes active after \overline{CE} but before valid data appears on the output (prior to tAC) then the output may not remain open. However, if data-in is valid on the leading edge of \overline{WE} , and \overline{WE} occurs prior to the positive transition of \overline{CE} by the minimum lead time tWPL, then valid data will be written into the selected cell. The Data in hold time parameters tDHW and tDHC must be satisfied.

READ-MODIFY-WRITE CYCLE


The read-modify-write (RMW) cycle is no more than an extension of the read and write cycles. Data is read at access time, modified during a period determined by the user and the same or new data written between WE active (low) and the rising edge of \overline{CE} (t_{WPL}). Data out will remain valid until the rising edge of \overline{CE} . A minimum RMW cycle time can be approximated by the following equation (t_{RMW} = RMW cycle time and t_{PMW} = RMW cycle time and t_{PMW} = t_{PMW}

$$t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_{P} + 3t_{T}$$

POWER DOWN MODE

In power down data may be retained indefinitely by maintaining VCC at +3V. However, prior to VCC going below VCC minimum (\leq 4.5V) $\overline{\text{CE}}$ must be taken high (VIH = 2.2V) and held for a minimum time period tppD and maintained at VIH for the entire standby period. After power is returned to VCC min or above, $\overline{\text{CE}}$ must be held high for a minimum of tRC in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that tCE min is not violated.

OPERATING POWER VS CYCLE TIME



Characterization data plot of frequency vs power dissipation for a typical MK4104 device.

Curve 1 - Clock on time (low level) is bottom scale minus 100 NSEC

Curve 2 - Clock off time (high level) is bottom scale minus 200 NSEC



1K x 8 STATIC RAM

MK4118(P/J/N) Series

FEATURES

□ Address ActivatedTM Interface combines benefits of Edge ActivatedTM and fully static operation

☐ High performance

Part Number	Access Time	Cycle Time
MK4118-1	120 nsec	120 nsec
MK4118-2	150 nsec	150 nsec
MK4118-3	200 nsec	200 nsec
MK4118-4	250 nsec	250 nsec

☐ Single +5 volt power supply

☐ TTL compatible I/O

Fanout:

2 - Standard TTL

2 - Schottky TTL

12 - Low power Schottky TTL

- □ Low Power 400mw Active
- □ CE, OE, and LATCH functions for flexible system operation
- □ Pin compatible with Mostek's BYTEWYDE™ memory family


DESCRIPTION


The MK4118 uses Mostek's Poly R N-Channel Silicon Gate process and advanced circuit design techniques to package 8192 bits of static RAM on a single chip. Mostek's Address Activated $^{\rm IM}$ circuit design technique is utilized to achieve high performance, low power, and easy user implementation. The device has a $V_{IH}=2.2,\ V_{IL}=0.8V,\ V_{OH}=2.4,\ V_{OL}=0.4V$ making it totally compatible with all TTL family devices.

The MK4118 is designed for all wide word memory applications. The MK4118 provides the user with a

high-density, cost-effective 1K x 8-bit Random Access Memory. Fast Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls are provided for easy interface in microprocessor or other bus-oriented systems. The MK4118 features a flexible Latch (\overline{L}) function to permit latching of the address and \overline{CE} status at the user's option. Common data and address bus operation may be performed at the system level by utilizing the \overline{L} and \overline{OE} functions for the MK4118. The latch function may be bypassed by merely tying the latch pin to V_{CC} , providing fast ripple-through operation.

BLOCK DIAGRAM





A0-A9	Address Inputs	Ī
CE	Chip Enable	
V_{SS}	Ground	l
VCC	Power (+5V)	

WE Write Enable

OE Output Enable

L Latch

DQ₀ - DQ₁ Data In/

Data Out

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{SS}	0.5V to +7.0V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature (Ambient) (Ceramic)	
Storage Temperature (Ambient) (Plastic)	55°C to +125°C
Power Dissipation	1 Watt
Short Circuit Output Current	20mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS³

 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{cc}	Supply Voltage	4.75	5.0	5.25	V	1
V _{SS}	Supply Voltage	0	0	0	V	1
VIH	Logic "1" Voltage All Inputs	2.2		7.0	V	1
VIL	Logic "O" Voltage All Inputs	-0.3		0.8	V	1

DC ELECTRICAL CHARACTERISTICS¹,³

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) (V_{CC} = 5.0 \text{ volts} \pm 5\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average V _{CC} Power Supply Current (Active)		80	mA	7
I _{CC2}	Average V _{CC} Power Supply Current (Standby)		60	mA	5
I _{IL}	Input Leakage Current (Any Input)	-10	10	μΑ	2
loL	Output Leakage Current	-10	10	μА	2
VOH	Output Logic "1" Voltage I _{OUT} = -1mA	2.4		V	
V _{OL}	Output Logic "0" Voltage I _{OUT} = 4mA		0.4	V	

AC ELECTRICAL CHARACTERISTICS¹,³

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) (V_{CC} = +5.0 \text{ volts} \pm 5\%)$

SYM	PARAMETER	TYP	MAX	NOTES
Cl	Capacitance on all pins except I/O	4pF		4
C _{I/O}	Capacitance on I/O pins	10pF		4

NOTES


- 1. All voltages reference to V_{SS}.
- 2. Measured with $0 \le V_1 \le 5V$ and outputs deselected ($V_{CC} = 5V$)
- A minimum of 2msec time delay is required after application of V_{CC} (+5V) before proper device operation can be achieved.
- Effective capacitance calculated from the equation C = 1 <u>△t</u> with △V = 3V and V_{CC} nominal.
- Standby mode is defined as condition with addresses, latch and WE remain unchanged.
- 6. AC timing measurements made with 2 TTL loads plus 100pF.
- 7. I_{CC} active measured with outputs open.

ELECTRICAL CHARACTERISTICS⁶


(0°C \leq $T_{\mbox{\scriptsize A}} \leq$ 70°C and $V_{\mbox{\scriptsize CC}}$ = 5.0 volts \pm 5%)

		MK4	118-1	MK4	118-2	MK4	118-3	MK4	118-4		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTE
tRC	Read Cycle Time	120		150		200		250		ns	
^t AA	Address Access Time		120		150		200		250	ns	
^t CEA	Chip Enable Access Time		60		75		100		125	ns	
^t CEZ	Chip Enable Data Off Time	0	60	0	75	0	100	0	125	ns	
^t OEA	Output Enable Access Time		60		75		100		125	ns	
tOEZ	Output Enable Data Off Time	0	60	0	75	0	100	0	125	ns	
^t AZ	Address Data Off Time	10		10		10		10		ns	
^t ASL	Address to Latch Setup Time	10		10		10		20		ns	
^t AHL	Address From Latch Hold Time	40		50		65		80		ns	
tCEL	CE to Latch Setup Time	0		0		0		0		ns	
tCHL	CE From Latch Hold Time	40		50		65		80		ns	
t _L A	Latch Off Access Time		155		200		260		320	ns	
twc	Write Cycle Time	120		150		200		250		ns	
tASW	Address To Write Setup Time	0		0		0		0		ns	
^t AHW	Address From Write Hold Time	40		50		65		80		ns	
tCEW	CE To Write Setup Time	0		0		0		0		ns	
tCHW	CE From Write Hold Time	40		50		65		80		ns	
·tDSW	Data To Write Setup Time	20		30		40		50		ns	
^t DHW	Data From Write Hold Time	20		30		40		50		ns	
t _{WD}	Write Pulse Duration	35		50		60		70		ns	
tLDH	Latch Duration, High	35	DC	50	DC	60	DC	70	DC	ns	
tLDL	Latch Duration, Low		DC		DC		DC		DC	ns	
tWEZ	Write Enable Data Off Time	0	60	0	75	0	100	0	125	ns	
tLZ	Latch Data Off Time	10		10		10		10		ns	
tWPL	Write Pulse Lead Time	75		90		130		170		ns	


STATIC READ CYCLE WE = T = HIGH



LATCHED READ CYCLE WE = HIGH



WRITE CYCLE OE = LOW, T = HIGH



OPERATION

READ MODE

The MK4118 is in the READ MODE whenever the Write Enable control input (\overline{WE}) is in the high state. The state of the 8 data I/O signals is controlled by the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) control signals. The READ MODE memory cycle may be either STATIC (ripple-through) or LATCHED, depending on user control of the Latch Input Signal (\overline{L}).

STATIC READ CYCLE

In the STATIC READ CYCLE mode of operation, the MK4118 provides a fast address ripple-through access of data from 8 of 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs (An) define which 1 of 1024 bytes of data is to be accessed. The STATIC READ CYCLE is defined by $\overline{WE} = \overline{L} = High$.

A transition on any of the 10 address inputs will disable the 8 Data Output Drivers after t_{AZ} . Valid Data will be available to the 8 Data Output Drivers with t_{AA} after all address input signals are stable, and the data will be output under control of the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) signals.

LATCHED READ CYCLE

The LATCHED READ CYCLE is also defined by the Write

Enable control input (\overline{WE}) being in the high state, and it is synchronized by proper control of the Latch (\overline{L}) input.

As the Latch control input $\overline{(L)}$ is taken low, Address (An) and Chip Enable (\overline{CE}) inputs that are stable for the specified set-up and hold times are latched internally. Data out corresponding to the latched address will be supplied to the Data Output drivers. The output drivers will be enabled to drive the Output Data Bus under control of the Output Enable (\overline{OE}) and latched Chip Enable (\overline{CE}) inputs.

Taking the latch input high begins another read cycle for the memory locations specified by the address then appearing on the Address Input (An). Returned the latch control to the low state latches the new Address and Chip Enable inputs internally for the remainder of the LATCHED READ CYCLE.

NOTE: If the 'LATCH' function is not used pin 19 $\overline{(L)}$ must be tied high (V_{IH} min).

WRITE MODE

The MK4118 is in the WRITE MODE whenever the Write Enable ($\overline{\text{WE}}$) and Chip Enable ($\overline{\text{CE}}$) control inputs are in the low state. The status of the 8 output buffers during a write cycle is explained below.

WRITE MODE (Cont'd)

The WRITE cycle is initiated by the WE pulse going low provided that \overline{CE} is also low. The leading edge of the WE pulse is used to latch the status of the address bus. \overline{CE} if active (Low) will also be latched. NOTE: WE is gated by \overline{CE} . If \overline{CE} goes low after WE, the Write Cycle will be initiated by \overline{CE} , and all timing will be referenced to that edge. \overline{CE} and the Addresses will then be latched, and the cycle must be terminated by WE going high. The output bus if not already disabled will go to the high Z state twell after WE. The latch signal, if at a logic high, will have no impact on the WRITE cycle. If latch is brought from a logic high to low prior to WE going active then the address inputs and \overline{CE} will be latched. NOTE: The Latch control $\overline{(L)}$ will latch \overline{CE} independent

of the state, whereas $\overline{\text{VE}}$ will latch $\overline{\text{CE}}$ only when in the low state. Once latched, $\overline{\text{CE}}$ and the address inputs may be removed after the required hold times have been met.

Data in must be valid t_{DSW} prior to the low-to-high transition of \overline{WE} . The Data in lines must remain stable for t_{DHW} after \overline{WE} goes inactive. The write control of the MK4118 disables the data out buffers during the write cycle; however, output enable (\overline{OE}) should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.



MK4801A(P/J/N) Series

FEATURES

- □ Static operation
- ☐ Organization: 1K x 8 bit RAM JEDEC pinout
- □ Pin compatible with Mostek's BYTEWYDE™ memory family
- □ 24/28 pin ROM/PROM compatible pin configuration
- □ CE and OE functions facilitate bus control

DESCRIPTION


The MK4801A uses Mostek's Scaled POLY 5[™] process and advanced circuit design techniques to package 8,192 bits of static RAM on a single chip. Static operation is achieved with high performance and low power dissipation by utilizing Address Activated[™] circuit design techniques.

☐ High performance

Part No.	Access Time	R/W Cycle Time
MK4801A-55	55 nsec	55/65 nsec
MK4801A-70	70 nsec	70/80 nsec
MK4801A-90	90 nsec	90/100 nsec

The MK4801A excels in high speed memory applications where the organization requires relatively shallow depth with a wide word format. The MK4801A presents the user a high density cost effective alternative to bipolar and previous generation N-MOS fast memory.


BLOCK DIAGRAM DATA INPUTS OUTPUTS PIN CONNECTIONS



TRUTH TABLE

CE	ŌĒ	WE	Mode	DQ
VIH	х	x	Deselect	High Z
VIL	Х	VIL	Write	DIN
VIL	VIL	VIH	Read	DOUT
VIL	ViH	ViH	Read	High Z

v	***	D	Care	



PIN NAMES			
Ao-A9	Address Inputs	WE	Write Enable Output Enable No Connection Data In/ Data Out
CE	Chip Enable	OE	
Vss	Ground	NC	
Vcc	Power (+5V)	DO _O -DO ₇	



2K x 8 STATIC RAM

MK4802(P/J/N) Series

FEATURES

- Static operation
- ☐ Organization: 2K x 8 bit RAM JEDEC pinout
- ☐ Pin compatible with Mostek's BYTEWYDE™ memory family
- □ Double density version of the MK41181K x 8 static RAM
- □ 24/28 pin ROM/PROM compatible pin configuration
- □ CE and OE functions facilitate bus control

DESCRIPTION


The MK4802 uses Mostek's Scaled POLY 5[™] process and advanced circuit design techniques to package 16,384 bits of static RAM on a single chip. Static operation is achieved with high performance and low power dissipation by utilizing Address Activated™ circuit design techniques.

High performance

Part No.	Access Time	R/W Cycle Time
MK4802-70	70 nsec	70/80 nsec
MK4802-90	90 nsec	90/100 nsec

The MK4802 excels in high speed memory applications where the organization requires relatively shallow depth with a wide word format. The MK4802 presents the user a high density cost effective alternative to bipolar and previous generation N-MOS fast memory. The slower MK4802-3* provides even greater economies with performance suitable for microprocessor memory requirements.

BLOCK DIAGRAM PIN CONNECTIONS



TRUTH	TABLE			
CE	ŌĒ	WE	Mode	DQ
VIH	x	×	Deselect	High Z
VIL	×	VIL	Write	D _{IN}
VIL	VIL	VIH	Read	DOUT
VIL	VIH	ViH	Read	High Z

IKUIF	I IABLE	.		
CE	ŌĒ	WE	Mode	DQ
VIH	х	X	Deselect	High Z
VIL	×	V _{IL}	Write	D _{IN}
VIL	VIL	VIH	Read	DOUT
VIL	VIH	VIH	Read	High Z
X - Don'	t Care	-		


A5 3	23 A8 22 A9 21 WE 20 OE 19 A10 18 CE 17 DQ7 16 DQ6 15 DQ5 14 DQ4 13 DQ3
------	---

*See MK4802-3 Supplement Data Sheet

PIN NAMES

Ao-A ₁₀	Address Inputs Chip Enable Ground Data In/Data Out	V _{CC}	Power (+5V)
CE		WE	Write Enable
V _{SS}		OE	Output Enable
DQ ₀ -DQ ₇	Data In/Data Out		

1980 MEMORY DATA BOOK **Table of Contents** Order Information H Packaging Sales Office Locations Read Only Memory Dynamic Random Access Memory Static Random Access Memory **Pseudostatic Random Access Memory**





2K x 8-BIT PSEUDOSTATIC™ RAM

MK4816(N/J)-3/4/5

FEATURES

□ Organized as 2048 x 8 bits

Part Number	Access Time	Cycle Time
MK4816-3	200nsec	430 nsec
MK4816-4	250nsec	550nsec
MK4816-5	300nsec	675nsec

□ Single +5V \pm 10% power supply

DESCRIPTION


The MK4816 uses Mostek's N Channel silicon gate process and advanced circuit design techniques to package 16,384 bits of Dynamic RAM on a single chip. The MK4816 is the first available 5V only Dynamic MOS RAM and the first wide-word Dynamic RAM designed specifically for use in present and future generation microprocessor systems. Organized as 2048 words x 8 bits, the MK4816 utilizes Mostek's Edge Activated™ design techniques to provide a low-power, highperformance, cost-effective RAM that includes many

- On-chip substrate bias generator
- ☐ Low power 150mW active 25mW standby
- □ 128 refresh cycles/2msec
- ☐ All pins TTL compatible
- ☐ 28 pin ROM/PROM compatible package
- ☐ Built in refresh multiplexer and refresh address counter
- □ Power down (standby) refresh mode
- Automatic precharge
- ☐ Latched address and CS and independent OE for easy interface in any microprocessor system


features designed to minimize external interface circuitry while maintaining the internal efficiency of a Dynamic RAM.

The MK4816 requires only a single +5 volt (± 10%) power supply and is fully TTL compatible on all inputs and outputs. A single Refresh pin allows flexible control of single cycle refresh, burst mode refresh, or automatic refresh in battery back-up mode. Common data I/O with independent chip select and Output Enable controls permit easy interface to either separate or multiplexed address and data bus systems.

BLOCK DIAGRAM



PIN OUT



Write Enable

cs

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	1.0V to +7.0V
Operating Temperature T _A (Ambient)	
Storage Temperature (Ambient)(CERDIP)	
Power Dissipation	1 Watt
Short Circuit Output Current	20mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	1
V _{SS}	Supply Voltage	0	0	0	٧	1
v _{IH}	Logic "1" Voltage All Inputs	2.2		7.0	V	1
V _{IL}	Logic "0" Voltage All Inputs	-1.0		0.8	V	1

DC ELECTRICAL CHARACTERISTICS¹

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) (V_{CC} = 5.0 \text{ volts} \pm 10\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	Average V_{CC} Power Supply Current ($T_C = t_C min$)		30	mA	
lcc2	Average V _{CC} Power Supply Current (Standby)		5	mA	3
IIL	Input Leakage Current (Any Input)	-10	10	μА	2
loL	Output Leakage Current	-10	10	μА	2,3
VOH	Output Logic "1" Voltage I _{OUT} = -220μA	2.4		V	
V _{OL}	Output Logic "0" Voltage I _{OUT} = 4mA		0.4	V	

AC ELECTRICAL CHARACTERISTICS¹

 $(0^{\circ}\text{C} \le \text{T}_{A} \le +70^{\circ}\text{C}) \text{ (V}_{CC} = +5.0 \text{ volts} \pm 10\%)$

SYM	PARAMETER	TYP	MAX	NOTES
Cl	Input Capacitance	7pF	10pF	9
СО	Output Capacitance	10pF	15pF	9,10

NOTES:


- 1. All voltages referenced to VSS
- 2. Measured with $0V \le V_{IN} \le 5V$, $V_{CC} = 5V$, all other pins not under test = 0V
- 3. Output open circuit (CE high)
- 4. An initial pause of 2ms is required after power-up followed by any 8 \(\overline{\text{CE}}\) cycles before proper device operation is achieved. If refresh counter is to be effective a minimum of 64 active \(\overline{\text{RFSH}}\) initialization cycles after one \(\overline{\text{CE}}\) cycle is required. The internal refresh counter must be accessed a minimum of every 2ms if auto mode refresh function is used.
- 5. AC measurements assume t_T = 5ns

- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Internal refresh counter initialization is required. 64 RFSH stimulated cycles are sufficient for this purpose. RFSH reinitialization is required when intervals greater than 2ms have occurred between refresh cycles controlled by RFSH.
- Measured with a load equivalent to 2 TTL loads and 50 pF. (Scope and Jig)
 Effective capacitance calculated from the equation C = <u>LΔt</u> with ΔV = 3 volts and power supplies at nominal levels.
- 0. D_{OUT} in high impedance state, by doing a read cycle with \overline{OE} held at V_{IH}
- 11. The specifications for t_C (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(4,5,6) (0°C \leq T_A \leq 70°C) (V_CC = 5.0V \pm 10%)

		MK4816-3		MK4816-4		MK4816-5			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _C	Read, Write, or Refresh Cycle Time	430		550		675		ns	11
t _{CEA}	Chip Enable Access Time		200		250		300	ns	8
tCEZ	Chip Enable Data Off Time		45		55		65	ns	
^t OEA	Output Enable Access Time		70		90		110	ns	
tOEZ	Output Enable Data Off Time		45		55		65	ns	
tASC	Address to CE Set Up Time	0		0		0		ns	
^t AHC	Address from CE Hold Time	55		70		85		ns	
tcsc	Chip Select to CE Set Up Time	0		0		0		ns	
tCHC	Chip Select from CE Hold Time	55		70		85		ns	
tRCS	WE to CE Set Up Time for Read Cycle	0		0		0		ns	
tRCH	WE from CE Hold Time for Read Cycle	0		0		0		ns	
^t CE	Chip Enable Duration	200	10,000	250	10,000	300	10,000	ns	
tp	Chip Enable Precharge Time	65		80		95		ns	
twsc	Write Enable to CE Set Up Time - Early Write	-35		-40		-45		ns	
tWHC	Write Enable from CE Hold Time - Early Write	125		160		195		ns	
tcsw	Write Enable Delay from $\overline{\text{CE}}$ - late write	35	5000	40	5000	45	5000	ns	
tCHW	CE Hold Time After WE - Late Write	235		290		345		ns	
tDSC	Data to CE Set Up Time - Early Write	-10		-10		-10		ns	
tDHC	Data from CE Hold Time - Early Write	110		140		175		ns	*
tDSW	Data to WE Setup Time - Late Write	0		0		0		ns	
tDHW	Data from WE Hold Time - Late Write	75		100		125		ns	
twD	Write Pulse Duration	90		120		150		ns	
t _{RD1}	Refresh Pulse Duration - Single Cycle	135	10000	145	10000	155	10000	ns	7
tCSR	CE to RFSH Set Up Time	65		80		95		ns	
^t ARA	Auto Refresh Mode Delay Time	20		20		20		μs	7
t _{ARH}	Auto Refresh Mode Hold Time	430		550		675		ns	
tRDA	Refresh Pulse Duration - Auto Refresh	20	00	20	∞	20	∞	μS	7
t _T	Transition Time (rise and fall)	3	80	3	100	3	120	ns	6
tREF	Refresh Period		2		2		2	ms	7
tCER	CE to RFSH Hold Time	35		45		55		ns	
tFR	RFSH Recovery Time - Single Cycle	65		80		95		ns	


READ CYCLE




WRITE CYCLE — EARLY WRITE $(\overline{OE} \ge V_{IH})$




WRITE CYCLE - LATE WRITE (OE > VIH)




SINGLE REFRESH CYCLE AFTER READ CYCLE COMPLETE $(\overline{\text{WE}} \ge V_{\text{IH}})$



SINGLE REFRESH CYCLE AFTER WRITE CYCLE COMPLETE $(\overline{\text{OE}} \geq \text{V}_{\text{IH}})$



AUTO REFRESH MODE



OPERATION

ADDRESSING

The 11 address bits required to decode 8 of the 16,384 memory cell locations within the MK4816 are latched into the on-chip address latches by the high-to-low transition of Chip Enable (CE). Thus, the unique address specified by the 11 Address Inputs (An) define which 1 of 2048 bytes of data is to be accessed. Chip Enable also latches internally the state of Chip Select (CS). For a device to be selected, CS must be high during the high-to-low transition of CE. After the specified hold time, the Addresses and CS may be changed in anticipation of the next cycle.

ACTIVE CYCLES

The MK4816 can perform three types of active cycles, determined by user control of $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{CS}}$, $\overline{\text{WE}}$, and RFSH. The cycles are READ, WRITE, and REFRESH. The MK4816 executes an automatic precharge at the end of any active cycle in preparation for the next active cycle. After the automatic precharge cycle is complete, the device will be in the standby mode until another active cycle is initiated.

READ CYCLE

A READ CYCLE is initiated by Chip Enable (\overline{CE}) going low with Chip Select (CS) High and Write Enable (\overline{WE}) high. The cycle is complete when data is output (\overline{OE} = LOW) or by \overline{CE} going high. Completion of the cycle initiates the automatic precharge cycle.

Data Out will become valid at access time provided that Output Enable (\overline{OE}) is low. If \overline{OE} is high at access time valid data will not appear at the output terminals although the data will be available to the output data buffers. Access time from \overline{OE} is approximately 36% of \overline{CE} access time, allowing adequate time for system decode of \overline{OE} .

At the end of the READ CYCLE, $\overline{\text{CE}}$ going high unlatches the output. The trailing edge of $\overline{\text{CE}}$ is non-critical in that it can be taken high any time after meeting the minimum $\overline{\text{CE}}$ pulse width (t_{CE}).

After valid data is output ($\overline{CE} = \overline{OE} = LOW \ t \ge t_{ACCESS}$), the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. If \overline{OE} does not go low to permit valid data out, precharge will be initiated by \overline{CE} going high. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (T_P) have been satisfied.

WRITE CYCLE

A WRITE CYCLE is initiated by Chip Enable ($\overline{\text{CE}}$) going low with Chip Select (CS) High and Output Enable ($\overline{\text{OE}}$) high. The cycle is complete when data is written into the memory array ($\overline{\text{WE}}$ = LOW) or by $\overline{\text{CE}}$ going high. Completion of the cycle initiates the automatic precharge cycle.

Data may be written into the memory locations specified by the address by either an EARLY WRITE CYCLE or a LATE WRITE CYCLE. The type of WRITE CYCLE is determined by the relative timing of the high-to-low transitions of \overline{CE} and \overline{WE} .

In an EARLY WRITE CYCLE, \overline{WE} and Valid Data In must be true with the specified setup and hold times relative to the high-to-low transitions of \overline{CE} . Upon completion of the WRITE operation, the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (T_P) have been satisfied.

In a LATE WRITE CYCLE, the high-to-low transition of \overline{CE} will latch the Addresses and CS internally; however, \overline{WE} may be delayed as much as $5\,\mu s$ to allow for more flexible system timing requirements. Valid Data In must be true with the specified setup and hold times relative to the high-to-low transition of \overline{WE} . In this case, the LATE WRITE CYCLE is initiated by the high-to-low transition of \overline{WE} . Upon completion of the WRITE Operation (or upon \overline{CE} going high, should \overline{WE} not make a transition) precharge will be initiated. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (T_P) have been satisfied.

REFRESH CYCLE

The MK4816 can perform several types of REFRESH cycles, depending upon system requirements and/or user preference. As in other dynamic RAMs any active cycle performs refresh. Independent of the type of REFRESH cycle selected, 128 refresh cycles must be executed during each 2msec refresh interval. The user may specify the Refresh Address, or the Refresh Address generated by the internal Refresh Counter may be used.

EXTERNAL REFRESH ADDRESS ($\overline{RFSH} \ge V_{IH}$)

This refresh mode is identical to the refresh mode of the MK4116. The Row address specified by $A_0\text{-}A_6$ defines the memory locations to be refreshed. A READ CYCLE or WRITE CYCLE at each of the 128 unique ROW addresses specified by $A_0\text{-}A_6$ must be executed during each 2msec refresh interval. These REFRESH CYCLES may be either distributed or burst mode.

INTERNAL REFRESH ADDRESS (RFSH = PULSED LOW)

System refresh logic may be simplified or eliminated by utilizing the internal refresh control logic of the MK4816. This REFRESH CYCLE is initiated by an active low pulse applied to the Refresh pin (RFSH). The RFSH pulse may occur one cycle time (t_C min) after \overline{CE} initiates the cycle, or during Standby. In most microprocessor systems, it may be conveniently generated with each Instruction Fetch Cycle. (The MK3880 provides a \overline{RFSH} output signal that connects directly to the \overline{RFSH} input of the MK4816. Thus, the RAM appears totally static to the system.)


If the RFSH pulse occurs during standby, the RFSH CYCLE will be initiated immediately.

During the internally controlled REFRESH cycle, the Refresh Address specified by the internal Refresh Counter will be multiplexed onto the ROW address, the REFRESH CYCLE will be executed, and the internal Refresh Counter will be incremented. Upon completion of the REFRESH CYCLE, the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. Another active cycle may begin after the minimum cycle time (t_C) if RFSH is generated during standby. These REFRESH cycles may be either distributed or burst mode.

POWER DOWN AUTO REFRESH (RFSH $\leq V_{IL}$)

For either power down (battery back-up) operation or microprocessor single-step operation, it is convenient to utilize the AUTO REFRESH mode of the MK4816. The AUTO REFRESH mode is initiated by maintaining RFSH in the low state. If RFSH remains low longer than $20\,\mu\text{s}$, the MK4816 will automatically initiate a single Internal Refresh Address REFRESH CYCLE approximately every $15\,\mu\text{s}$ until the AUTO REFRESH mode is terminated by RFSH going high. During the AUTO REFRESH mode, all inputs except RFSH are inhibited.

1980 MEMORY DATA BOOK



Order Information Packaging

ORDER PKG

III Sales Office Locations

SALES

(IV)

Read Only Memory

ROA

0

Dynamic Random Access Memory DYNAMIC

VI

Static
Random Access Memory

STATIC

VII

Pseudostatic Random Access Memory PSEUDO RAMS



Military/Hi-Rel

MILII ARY HI-REL



Military/Hi-Rel Products MILITARY/ HI-REL

Sections VIII and IX MILITARY/HI-RELIABILITY PRODUCTS

Table of Contents

MILITARY/HI-REL

Introduction		
Applications Guide		
	ance Comparison	
Military (MKB) Products Gu	de	
	MKM) Products Guide	
MKM Screening Chart		
MIL-M38510 Sampling Pla	1	VIII-25
MILITARY/HI-REL DATA	SHEETS	
MKB36000(P/J)-80/83/84	65,536 x 1-Bit	IX-1
MKB2716(T/J)-87/88/90	2048 x 8-Bit	
MKB4027(J)-83/84	4096 x 1-Bit	
MKB4116(P/J)-82/83/84		
MKB4116(E/F)-83/84	16,384 x 1-Bit	
MKB4104(P/J/E)-84/85	4096 x 1-Bit	IX-1 ⁻
MKR4118/P / II-82 /83		IV 2

Military and High Reliability Products INTRODUCTION

Mostek's Military/Hi-Rel Products Department serves the special needs of the Defense, Aerospace and Commercial Hi-Rel markets. The organization's principal objective is to provide Mostek's state-ofthe-art products screened to MIL-STD 883, Methods 5004 and 5005.

Traditional Military IC manufacturers have met stringent Military reliability requirements at a cost of being several years behind the state-of-the-art in commercial products. Mostek Military brings the leading edge in high reliability RAM, ROM, and EPROM devices to the Military systems designer today. As MIL-M-38510 slash sheets are announced, the Military Products Department will qualify Mostek's products in the JAN 38510 program. Mostek has already received QPL listing of its 4116 dynamic RAM. Designated JM-38510/240, this device is one of the most advanced MOS circuits to receive QPL listing to date.

The Military Products Department is also heavily engaged in the development of high density leadless chip carrier packaging technology. Several circuits are currently offered in carriers with more planned for the near future.

Product offerings are broken into two categories. Devices prefixed "MKB" are screened to the full requirements of MIL-STD-883 Class B. "MKM" prefixed devices are screened to a subset of 883B requirements and offer high reliability at significantly reduced cost (see the following sections for more detail concerning MKM products).

For more information contact:

Mostek Corporation
Military Products Department
Mail Station 606
1215 West Crosby Road
Carrollton, Texas 75006

Telephone - (214) 323-6250/7718 TWX - 910-860-5975 Telex - 730423



Applications Guide

Customer's Product	Type of System	Mostek Type	Screening/Lot Conformance
Military	Ground	MKM	883 Class B (Low Cost)
	Airbourne)	(MKB	883 Class B
	Missile }	─ {JAN/JM-38510	883 Class B (Domestic Assy)
Medical	Instrumentation	МКМ	883 Class B (Low Cost)
Commercial	Large Boards	MKM	883 Class B (Low Cost)
	Airbourne	мкв	883 Class B
	Other Hi-Rel	MKM	883 Class B (Low Cost)

MILITARY/ HI-REL



Screening and Lot Conformance Comparison

Activity/Screen	МКМ	MKB (883B)	JAN
Wafer Fabrication	Dallas	Dallas	Dallas
Assembly	Malaysia	Malaysia	Dallas
Test/Screening	Mal. & Dal.	Mal. & Dal.	Dallas
Die Inspect Pre-Seal Inspect Stabilization Bake Temp. Cycle Centrifuge Fine Leak Gross Leak Elect. Test 1 Voltage Stress (DRAMs only) Elect. Test 2 (DRAMs only) Burn-in Elect. Test 3 Elect. Test 4	Mostek Spec. 0066-01 (75X) Mostek Spec. 0069-01(30-60X) 1008 Cond. C 1010 Cond. C QA Sample QA Sample QA Sample Max Rated Temp 1015 Cond. D 12 hrs. min Max Rated Temp 1015 Cond. D 48 hrs. min Max Rated Temp	2010 Con. B 2010 Cond. B 1008 Cond. C 1010 Cond. C 2001 Cond. E 1014 Cond. B 1014 Cond. C2 Max Rated Temp 1015 Cond. D 12 hrs. min Max Rated Temp 1015 Cond. D 160 hrs. min Max Rated Temp Min Rated Temp	2010 Cond. B 2010 Cond. B 1008 Cond. C 1010 Cond. C 2001 Cond. E 1014 Cond. B 1014 Cond. C2 Per Slash Sheet Per Slash Sheet Max Rated Temp 1015 Cond. D 160 hrs. min Per Slash Sheet Per Slash Sheet
External Visual QA Lot Acceptance Quality Conformance	Mostek Spec. 0088-00	2009	2009
	5005 Group A 25°C	5005 Group A/C of C	5005 Group A/C of C
	—	5005 Groups B, C, D**	5005 Groups B, C, D**

^{**}Upon Request

MILITARY/ HI-REL



Military (MKB) Products Guide

Below is a listing of products Mostek currently offers screened to MIL-STD-883, Method 5004, Class B. They

are prefixed "MKB" rather than "MK" to designate Class B screening.

PART	PACKAGE TYPE	PART IDENTIFIER	ORGANIZATION	TEMPERATURE RANGE	ACCESS TIME
DYNAMIC R	AMs		<u></u>	<u> </u>	<u>-L</u>
MKB4027	J	83	4K x 1	-55°C to 85°C	200ns
MKB4027 JM-38510/ _\	J	84	4K x 1	-55°C to 85°C	250ns
,	JAN 4116	_	16K x 1	-55°C to 110°C*	200ns
24002BEC	P	_	16K x 1	-55°C to 110°C*	250ns
MKB4116	E,F,J	82	16K x 1	-55°C to 85°C	150ns
MKB4116	E,F,J	83	16K x 1	-55°C to 85°C	200ns
MKB4116	E,F,J	84	16K x 1	-55°C to 85°C	250ns
MKB4116	E,F,J	93	16K x 1	-55°C to 110°C*	200ns
MKB4116	E,F,J	94	16K x 1	-55°C to 110°C*	250ns
STATIC RAN	As	<u> </u>	<u> </u>		
MKB4104	E,J	84	4K x 1	-55°C to 125°C	250ns
MKB4104	E,J	85	4K x 1	-55°C to 125°C	300ns
MKB4118	P,J	82	1K x 8	-55°C to 125°C*	150ns
MKB4118	P,J	83	1K x 8	-55°C to 125°C*	200ns
READ ONLY	MEMORIES	<u> </u>			
MKB36000	P,J	83	8K x 8	-55°C to 125°C	250ns
MKB36000	P,J	84	8K x 8	-55°C to 125°C	300ns
MKB36000	P,J	80	8K x 8	-40°C to 85°C	250ns
ERASABLE I	PROGRAMM	ABLE READ-OF	NLY MEMORIES		
MKB2716	T,J	87	2K x 8	-55°C to 100°C	390ns
MKB2716	T,J	88	2K x 8	-55°C to 100°C	450ns

Package Type

*Case operating temperature

- F Ceramic Flat Package
- J Cerdip Hermetic
- E Leadless Hermetic Chip Carrier
- D Dual-in-Line Double Density Ceramic Package
- P Ceramic Dual-in-Line Hermetic Package
- T EPROM Hermetic Package

PART	ORGANIZATION	TEMPERATURE RANGE	ACCESS TIME	AVAILABILITY
DYNAMIC RAN	1s		•	
MKB4516	16K x 1	-55°C to 85°C	100ns	4080
MKB4164	64K x 1	-55°C to 85°C	120ns	1981
STATIC RAMs	<u>. </u>			L
MKB2147	4K x 1	-55°C to 125°C	100ns	4080
MKB4802	2K x 8	-55°C to 125°C	100ns	1981
MKB4167	16K x 1	-55°C to 125°C	100ns	1981
READ ONLY MI	EMORY	<u> </u>	I	<u> </u>
MKB37000	8K x 8	-55°C to 125°C	300ns	1981



Commercial Hi-Reliability (MKM) Products Guide

The military services normally procure systems whose component parts require special screening. Mostek addresses this market segment by screening parts to MIL-STD-883, Method 5004, Class B. This screening ensures that these parts will meet the high reliability military requirements. However, Mostek has determined that there is another market segment which requires the use of high reliability parts, but does not

have to adhere to all of the strict requirements of MIL-STD-883. Mostek has devised a flow which will provide a high reliability part but will offer significant cost savings.

The table below describes each of the high reliability products Mostek currently offers. They are prefixed "MKM" rather than "MK".

PART	PACKAGE	PART IDENTIFIER	ORGANIZATION	TEMPERATURE RANGE	ACCESS TIMES
DYNAMIC RA	Ms	1	l		
MKM4027	J	2	4K x 1	0°C to 70°C	150ns
MKM4027	J	3	4K x 1	0°C to 70°C	200ns
MKM4027	J	4	4K x 1	0°C to 70°C	250ns
MKM4116	J	2	16K x 1	0°C to 70°C	150ns
MKM4116	J	3	16K x 1	0°C to 70°C	200ns
MKM4116	J	4	16K x 1	0°C to 70°C	250ns
STATIC RAM	S	1	<u> </u>		
MKM4104	J	4	4K x 1	0°C to 70°C	250ns
MKM4104	J	5	4K x 1	0°C to 70°C	300ns
MKM4118	J	2	1K x 8	0°C to 70°C	150ns
MKM4118	J	3	1K x 8	0°C to 70°C	200ns
READ ONLY	MEMORIES				
MKM36000	J	0	8K x 8	0°C to 70°C	250ns
ERASABLE PI	ROGRAMMAB	LE READ ONLY	MEMORIES		
MKM2716	J	6	2K x 8	0°C to 70°C	350ns
MKM2716	J	7	2K x 8	0°C to 70°C	390ns
MKM2716	J	8	2K x 8	0°C to 70°C	450ns
MKM2716	J	78	2K x 8	-40°C to 85°C	450ns
MICROCOMP	PUTERS		· · · · · · · · · · · · · · · · · · ·		
MKM3880	Р	4	CPU	0°C to 70°C	4MHz
MKM3881	Р	4	PIO	0°C to 70°C	4MHz
MKM3882	l p	4	1 стс 1	0°C to 70°C	4MHz

MKM Screening Chart

Mostek's high reliability test flow is illustrated below. Parts screened to this flow will carry the designation "MKM".

PROCESS	MIL-STD-883 METHOD
Scribe/Break/SORT	Mostek Spec.
Die Inspect	2010 Cond. B
Die Mount	Mostek Spec.
Wire Bond	Mostek Spec.
Pre-Seal Inspect	2010 Cond. B
Lid Seal	Mostek Spec.
Stabilization Bake	1008 Cond C
Temp Cycle	1010 Cond C
Centrifuge	2001 Cond E
Fine Leak	1014 Cond B
Gross Leak	1014 Cond (C2)
Electrical Test 1	Max Rated Temp
Voltage Stress (DRAMs Only)	1015 Cond D, 12 hrs. min
Electrical Test 2 (DRAMs Only)	Max Rated Temp
Burn-in (LIFE)	1015 Cond D, 160 hrs. mi
Final Test	Max Rated Temp
Symbolize	Per 38510
QA Lot Acceptance	Method 5005 Group A 2,5,8 max 10
External Visual	2009



Chip Carrier Packaging

The Military Products Department is committed to supporting the Military's need for high-density system

design with a full range of advanced memory components packaged in leadless chip carriers.

	ORGANIZATION	TIME	TEMPERATURE RANGE	ACTIVE POWER	STANDBY POWER
DRAMs					-,
MKB4116E-83	16K x 1	200ns	-55°C to 85°C	462mW	30mW
MKB4116E-84	16K x 1	250ns	-55°C to 85°C	462mW	3ÒmW
MKB4116E-93	16K x 1	200ns	-55°C to 110°C**	462mW	30mW
MKB4116E-94	16K x 1	250ns	-55°C to 110°C**	462mW	30mW
SRAMs					
MKB4104E-84	4K x 1	250ns	-55°C to 125°C	150mW	53mW
MKB4104E-85	4K x 1	300ns	-55°C to 125°C	150mW	53mW

FUTURE OFFERINGS

New products released to the Military line will be offered in chip carrier packaging. This includes current and next generation dense RAM, ROM and EPROM.

CARRIER DESCRIPTIONS*

	Current Products (16/18 Pin)	Future Products (24/28 Pin) Preliminary Dimensions
# Pins	18	32 (per JEDEC algorithm)
Pin Spacing	50 mil	50 mil
Width	285 mil	450 mil
Length	350 mil	550 mil
	(425 mil, MKB4164)	
Height	75 mil	75 mil

^{*}See Databook packaging section for additional dimensional details and pinout.

^{**}Case Temperature

MKB Quality Specification

1.0 PURPOSE

This specification establishes the lot screening and quality conformance requirements used to achieve a level of quality and reliability commensurate with Class B of MIL-STD-883.

2.0 SCOPE

MKB prefixed MOS/LSI microcircuits

3.0 GENERAL

3.1 APPLICABLE DOCUMENTS

The following documents of issue in effect on the date of relase of the Mostek sales order form a part of this specification except where amended herein.

- 3.1.1 MIL-M-38510 Microcircuits, General Spec for
- 3.1.2 MIL-STD-883 Test Methods and Procedures for Microcircuits
- 3.1.3 MIL-STD-1313 Microelectronics, Terms and Definitions
- 3.1.4 MIL-C-45662 Calibration Systems Requirements
- 3.1.5 MIL-STD-105 Sampling Tables
- 3.1.6 Applicable Device Data Sheet
- 3.1.7 Mostek Sales Order
- 3.1.8 Customer Purchase Order

3.2 DOCUMENT HIERARCHY

In the event of any conflict between this document and the referenced documents, the following order or precedence applies:

- 3.2.1 This document
- 3.2.2 Customer Purchase Order
- 3.2.3 Customer Device Specification
- 3.2.4 Mostek Device Data Sheet
- 3.2.5 Other Military Standards and Specification

3.3 DEFINITIONS

Terms, definitions and symbols are not defined herein shall have the same meaning as is commonly associated with the term, definition, or symbol used.



3.3.1 INSPECTION LOT

A group of microcircuits of the same device type, package type, and lead finish manufactured on the same production line using like production techniques which are sealed within seven calendar days beginning on Monday.

3.3.2 PERCENT DEFECTIVE ALLOWABLE (PDA)

The maximum percent defectives allowed which will allow a lot to continue normal processing. PDA shall be imposed across burn-in and measured by D.C. parametric failures only. PDA for MKB type devices shall not exceed 10%.

3.4 ITEM REQUIREMENTS

3.4.1 PACKAGE CONFIGURATION

The package lead configuration and physical dimensions shall be as specified in the detail device specification.

3.4.2 CASE MATERIAL

All devices manufactured under this document shall be hermetically sealed in a ceramic package. No organic materials shall be used inside the device package and the use of desicant material shall not be permitted.

3.4.3 LEAD MATERIAL

All leads shall be plated in such a manner as to resist corrosion blistering, cracking and or peeling. Lead material may be either Type A (KOVAR) or Type B (ALLOY 42).

3.4.3.1 LEAD FINISH

Lead finish shall consist of one of the following:

PACKAGE TYPE LEAD FINISH

P,F,E Gold (99.7% pure, 50μ in min) over Ni underplate (50μ in - 200μ in)

J Tin Plate (100μ in min to 500μ in max)

NOTE: "P" Type packages with hot solder dip lead finish may be supplied as an alternate to the "J" Type package but not without prior notification to the customer.

3.4.4 ELECTRICAL REQUIREMENTS

All devices manufactured under this document shall be guaranteed to meet the electrical characteristics specified in the customer device specifications as mutually agreed upon or the Mostek device data sheet.

3.4.5 ENVIRONMENTAL REQUIREMENTS

All end items manufactured under this document shall be capable of meeting the requirements of this specification after exposure to any or all of the environmental tests and conditions specified herein.

3.4.6 DEVICE MARKING REQUIREMENTS

Each end item manufactured under this specification shall be legibly and permanently (to the extent of MIL-STD-883 Method 2015) marked with the following information:

- 3.4.6.1 Manufacturers identification
- 3.4.6.2 Assembly location
- 3.4.6.3 Inspection lot date code
- 3.4.6.4 Manufacturers part type
- 3.4.6.5 Customer part no. (when applicable)

3.4.7 INDEX POINT

Each microcircuit package shall contain an index notch, tab or mark to denote pin one of the device.

3.4.8 WORKMANSHIP

All microcircuits supplied under this specification shall be manufactured using good engineering, production, and inspection practices as established by industry standards and inhouse controlled processing specifications.

3.4.9 LOT TRACEABILITY

Each inspection lot shall have traceability sufficient to detail all processing data related to the manufacture of that lot from wafer scribe through product shipment. All inspection lots shall be relatable to any or all production lots combined to form the inspection lot.

3.4.10 COUNTRY OF ORIGIN

Unless domestic manufacture is specifically required by the customer purchase order, MKB devices may be either of domestic or foreign origin.

Manufacture of MKB type devices at facilities not solely owned and operated by Mostek shall not be permitted.

4.0 PRODUCT ASSURANCE PROVISIONS

4.1 SAMPLING AND INSPECTION

Mostek shall be responsible for the performance of all inspections, as judged necessary by Mostek, required to produce product in compliance with this specification.

- 4.1.1 Inspections shall, as a minimum, be in accordance with MIL-STD-883 Method 5004 and Table 1 herein.
- **4.1.2** Quality conformance testing shall be in accordance with MIL-STD-883 Method 5005 and Table 2 herein.
- 4.1.3 Sampling plans shall be per MIL-STD-105 and MIL-M-38510 Appendix B.

4.2 TEST EQUIPMENT AND CALIBRATION

Mostek shall maintain test equipment sufficient to measure all electrical parameters and mechanical limits specified herein. Environmental tests subcontracted by Mostek shall be performed by subcontractors having active letters of laboratory suitability issued by D.E.S.C.

4.2.1 Calibration shall be per MIL-C-45662 on all inhouse equipment used to measure electrical parameters and/or mechanical dimensions which affect the quality or reliability of finished product produced under this document.

4.2.2 EQUIPMENT ACCURACY

Environmental and testing equipment shall have accuracies which meet or exceed the accuracy requirements of MIL-STD-883.

f4.3 LOT SCREENING

All products shall be screened on a 100% basis to the tests and conditions specified in Table 1 herein. Electrical test subgroups shall be in accordance with Table 2 herein.

4.3.1 BURN IN

Burn-in shall be performed per MIL-STD-883 Method 1015 Condition D.

- a) $Ta = 125^{\circ}C$
- b) t = 160 hrs min
- c) Burn-in P.D.A. shall be 10% as measured by D.C. parametric failures occuring at the first electrical test after completion of burn-in. Rejects occuring at electrical test performed prior to burn-in shall not be included in the P.D.A. calculation. P.D.A. shall be calculated as follows: The total D.C. parametric failures divided by the total quantity submitted for burn-in.
- d) Cool down with Bias: Bias during cool-down shall not be removed from devices while oven temperature conditions are above 35°C.

4.3.2 DYNAMIC RAMS ONLY

Voltage cell stress shall be performed per MIL-STD-883 Method 1015 Condition D except as follows:

- a) Ta = 125°C
- b) t = 12 hrs min
- c) Vdd, Vbb = Accelerated Refer to detail burn-in specification
- d) Voltage stress shall be inserted in Table 1 after hermiticity and prior to burn-in.
- 4.4 Processes in addition to those specified in Table 1 may be performed by Mostek where deemed necessary to enhance the quality or reliability of products manufactured under this document.

5.0 QUALITY CONFORMANCE

5.1 Quality conformance tests consisting of Groups A and B shall be performed on each inspection lot as defined herein. Groups B, C, and D shall be generic unless otherwise specified on the customer purchase order.

5.1.1 GROUP A

Inspection shall be in accordance with Mostek Spec 651-00020-10 and Table 2 herein. Group A may be sampled using either of the following methods:

- a) A random sample taken from the entire inspection lot, or
- b) A random sample taken from each production lot combined to form an inspection lot.

5.1.2 **GROUP B**

Inspection shall be in accordance with Mostek Spec 651-00021-10 and Table 2 herein. Group B may be sampled using one of the following methods:

- a) Catalog product-generic random sample taken from the first production lot (representing an inspection lot seal week) received by Q.A. Each inspection lot seal week shall have a minimum of Group B performed, or
- b) Customer inspection lot specific-random sample taken from the entire inspection lot.

5.1.3 GROUP C

Inspection shall be in accordance with Mostek Spec 651-00022-10 and Table 2 herein. Group C may be sampled using one of the following methods:

- a) Catalog product-generic random sample taken from the production lot produced for quality conformance testing. Production lots will be periodically manufactured (each 13 weeks) for the performance of Group C. Each microcircuit group, by device type, shall be produced, on a rotating basis, to insure each device type conforms to the requirements set forth herein. Microcircuit grouping shall be per Table 4, or
- b) Customer inspection lot specific-random sample taken from the entire inspection lot.

5.1.4 GROUP D

Inspection shall be in accordance with Mostek Spec 651-00023-10 and Table 2 herein. Group D may be sampled using one of the following methods.:

- a) Catalog product-generic random sample taken from the production lot produced for quality conformance testing. Production lots will be periodically manufactured (each 26 weeks) for the performance of Group D. Each microcircuit group, by package type, shall be produced, on a rotating basis, to insure each package type conforms to the requirements set forth herein. Microcircuit grouping shall be per Table 4 herein.
- b) Customer lot specific-random sample taken from entire insp. lot.

5.2 NON-CONFORMANCE

5.2.1 P.D.A.

Any lot exhibiting a percent defective greater than 10% but less than 20% may be resubmitted to burn-in one time. The resubmission P.D.A. shall be 7%. Lots having percents defective greater than 20% (initial) or 7% (resubmission) shall be submitted to M.R.B. for disposition.

5.2.2 QUALITY CONFORMANCE

Any subgroup(s) failed by an inspection lot may be resubmitted one time using a tightened LTPD. A second resubmission using tightened LTPD's is permitted only if Failure Analysis indicates the failure mechanism can be removed by rescreening the entire lot and the failure mechanism is not the result of poor basic design or processing. The inspection lot need only be resubmitted to the failed subgroup.

5.2.3 QUALITY CONFORMANCE FAILURE

Quality Conformance Failure shall occur anytime an inspection lot is withdrawn from quality conformance during a non-compliance condition or if the inspection lot fails to meet the requirements of Paragraphs 5.1.1, 5.1.2, 5.1.3, or 5.1.4. Shipment of inspection lots which fail quality conformance testing is prohibited unless specifically requested by the customer.

5.3 DATA

Data to be supplied with MKB products at time of shipment shall include one copy of the following attributes data:

5.3.1 Group A

- **5.3.2** Group B (Generic or lot specific, if specified on P.O.)
- **5.3.3** Group C (Generic or lot specific, if specified on P.O.)

- **5.3.4** Group D (Generic or lot specific, if specified on P.O.)
- 5.3.5 Lot processing summary, including P.D.A. data.
- 5.3.6 Certificate of compliance

6.0 PROCESSING OPTIONS

- 6.1 The following list of options may be ordered in addition to the MKB process defined by this document. Each option process must be specifically ordered on the customer P.O. with additional cost adders determined by Mostek.
 - 6.1.1 Customer pre-cap visual inspection
 - **6.1.2** Cutomer source inspection-finished goods shipping
 - 6.1.3 Government source inspection-finished goods shipping
 - **6.1.4** Radiographic insp. per 883/2012
 - 6.1.5 P.I.N.D. test per 883/2020 A or B
 - 6.1.6 Destructive physical analysis
 - 6.1.7 240-hour burn-in per 883/1015 D
 - 6.1.8 Failure analysis of life test failures
 - 6.1.9 Non-standard temperature electrical testing
 - 6.1.10 Quality conformance Groups B, C, and/or D generic
 - 6.1.11 Quality conformance Groups B, C, and/or D lot specific

7.0 PACKAGING FOR SHIPMENT

- 7.1 Each microcircuit shall be fully enclosed in an antistatic material with sufficient conductivity to permit bleed-off of static charges and to prevent the introduction of electronic charges from the external environment.
- 7.2 Each intermediate shipping container shall be clearly marked with an "electrostatic sensitive" warning label.
- 7.3 All products procured by this document shall be packaged for shipment using well established packaging techniques to insure delivery to the purchaser in good working order.

8.0 ORDERING INFORMATION

- **8.1** The customer purchase order shall specify the following:
 - 8.1.1 Device type
 - 8.1.2 Package type
 - 8.1.3 Source inspection detail requirements
 - 8.1.4 Quality conformance requirements
 - 8.1.5 Processing options (Para. 6.0)

8.1.7 Quantity required

LOT SCREENING

Table 1

Process	MIL-STD-883 Method	Mostek Specification
Scribe		0063-Xx
Break		0064-00
Sort		0065-00
Die Inspect	2010 Cond. B	0066-01
Die Mount		0067-00
Wire Bond		0068-00
Pre-Seal Inspect	2010 Cond. B	0069-01
Lid Seal		0070-XX
Stabilization Bake	1008 Cond. C	0074-10
Temp Cycle	1010 Cond. C	1012-10
Centrifuge	2001 Cond. E	1010-10
Fine Leak	1014 Cond. B	0071-10
Gross Leak	1014 Cond. C	1016-10
Elect Test 1	Max Rated Temp	Data Sheet
Voltage Stress	1015 Cond. D, 12 hrs. min.	690-XXXXX-XX
Elect Test 2	Max Rated Temp	Data Sheet
Burn-In	1015 Cond. D, 160 hrs min	690-XXXXX-XX
Final Test 1	Max Rated Temp	Data Sheet
Final Test 2	Min Rated Temp	Data Sheet
Symbolize		0077-05
External Visual	2009	0088-00
Quality Conformance	5005	3028-10

QUALITY CONFORMANCE (MIL-STD-883 Method 5005)

Table 2

Group	Subgroup	LTPD	Mostek Specification
Group A			3020-10
•	1,4,7,9	5	Data Sheet
	2,5,8max,10	7	Data Sheet
	3,6,8min,11	7	Data Sheet
Group B			3021-10
	1	2 Devices	1022-10
	2	3 Devices	21150-10
	3	15	1027-10
	4	1 Device	0081-10
	5	15	1074-10
	6	3 Devices	70584-10
Group C			3022-10
·	1	5	690-XXXXX-XX
	2	15	3022-10
Group D			3023-10
Group D	1a	15	1022-10
	1b	3 Devices	70584-10
	2	15	3023-10
	3	15	3023-10
4	15	3023-10	3323 . 3
7	5	15	3023-10
		VIII—21	

ELECTRICAL TEST Table 3

Electrical Test	Electrical Subgroups	Test Temp	Device Types
Elect. Test 1	2,5,8max,10	Max Rated**	All
Elect. Test 2	2,5,8max,10	Max Rated	Dynamic RAMs Only
Final Test 1	2*,5,8max,10	Max Rated**	All
Final Test 2	3,6,8min,11	Min Rated**	All
Final Test 3	1,4,7,9	25°C**	Microprocessors Only
Group A	1,2,3,4,5,6,7,8,9	All	All
	10,11		
Groups C&D	2,5,8max,10	Max Rated	All

0*P.D.A. applies to subgroup 2 only; for microprocessors only, PDA applies to subgroup 1

Elect Test 1 - 25°C Final Test 1 - 25°C Final Test 2 - Min Rated Final Test 3 - Max Rated


MICROCIRCUIT GROUPING


Figure 4

Package / Device Type	P	J	F	E	Т
4116	2E	2A	2F	2Z	
4027		2A	2F	2Z	
4104	1V	1B	1G	1Z	
4118	1J	1C	1K		
2716					4Y
36000	3J	3C	3K		
34000	3J	3C			
3870	5Q				
3880	5Q				
3881	5Q				
3882	5X				
3883	5Q				
3884	5Q				
3885	5Q				
3886	5Q				
3887	5Q				

DEVICE CLASS	Package D	esignators	
Static RAM—1	P(16)—E	J(16)—A	F(16)—F
Dynamic RAM—2	P(18)V	J(18)—B	F(18)—G
ROM—3	P(24)—J	J(24)—C	F(24)—K
EPROM—4	P(28)—X	E(18)—Z	
Microprocessor—5	P(40)—Q	T(24)—Y	

^{**}Microprocessor Test Temperature:





MOSTEK.

MIL-M38510 SAMPLING PLAN

		-	_																	=
			25	Re Ac Re	2	က	4	9	∞	10 11	14 15	75								
				Ac		8	က	2	7		14	-2								
			15	2	_	. 7	က	4	9	80	11	15	22							
		1		Ą			7	3	-2-	7	10	4	7							
	ĺ		10	Ac Re			~	ဗ	4	9	∞	10 11	14 15	22						
		i		Ac			_	7	က	2	7	_=_		72						
		l	6.5	Ac Re				2	3	4	9	∞	=	15	22					
			9	Ąc				-	7	3	2	7	9	= ==	7	_				
			4.0	Ac Re		_			7	9	4	9	∞	11	10 11 14 15	22				
	(e)	ł	4	Ąç		0			_	7	က	2	7	2	4	72	1			
	tabl		5	Ac Re						2	3	4	9	®	=	15	22			
	ē	Ē	2.	Ą	-		-			-	7	က	2	7	=	4	21	•		
	last	뜷	2	æ				-			2	6	4	9	8	=	15	22	_	
	_ €	Ş	1.5	Ac Re	-			-			-	7	က	2	7	2	4	21		
		.≌	1	9					_	_		7	6	4	9	-	Ξ	5	22	
)ec	E E	1.0	Ş				\rightarrow			-	_	7	က	2	7	=	*	21	•
	- Isla	ē	2	_ <u></u>						_			7		4	9	-	Ξ		22
	를	ls (0.65	Ac Re					\rightarrow			\rightarrow	· 🗕	7	က	r.	_	10 11	14 15	21 2
	벌통	eve.	$\overline{}$	ě								_		7	ر	4	9		=	2
	TABLE II-A Single sampling plans for normal inspection (Master table)	Acceptable Quality Levels (normal inspection)	0.40	Ac Re						>		-	->	—	~	ຕ	D.	_	1	11 14 15
	. 6	Ę		<u>- ₹</u>									-		-7	8	4	9		-
1	ans	ä	0.25	Ac Re							→	-¦-⋖	•	→	- ;	~	6	5	7	1
	9	9		<u> </u>													+			-
	=	at	0.15	Ac Re									-54	-	-	- 2	2 3	3.4	5 6	7 8
	Ē	9	\vdash	<u>¥</u>													<u> </u>			Ľ
ĕ	Sa	¥	9.9	æ									_	. ⊑⊲	<u> </u>		7	6	4	ع
ĕ	ge	ł	-	Š													1	~		LC.
	Si		.065	Ac Re Ac Re												_		~	က	4
MIL STD 105D				Ą											_	`			- 8	۳.
╡┋			940	Ac Re														_	~ ~	~
-				Ą						_						0			-	~
		ļ	.025	Re													_ _			7
		1		Ac Re													7 - ~			T -
H			2	Ac Re															_	
		l	.015	Ą														- - 1		
			-	<u>e</u>								-								Ι.
			9.	Ac Re			-												- 5 -	1
		<u> </u>	┻	Ť	<u>·</u>												T			
			ampl size	-	7	က	2	8	5	20	32	20	8	125	200	315	200	800	1250	200
		8	Sample size												~	.,	"	~	7	2
				_																\vdash
		Sample	code	ette	⋖	∞	ပ	0	ш	L	9	I	~	¥	_	Σ	z	٥.	O	~
			~′ບ.	=																L
		လ								5	3	: -	, ¥			Σ	z	_	0	~
			_	≣	6	ပ	0	-	-											-
				=		ပ														
	ſS			+	•	ပ		ш									_			
	itters			+	. A	ນ ສ	<u> </u>		<u> </u>		٠				~	_	E	z	<u> </u>	0
	e letters			+									· •		×	_	£	···		0
	E I ode letters		NORMAL	=	. «	80	ပ	٥	ш	u.	ď	, I			×	7		z	۵.	
	IBLE I se code letters	levels	NORMAL	+								, I			¥	<u>-</u>	Z Z	···		0 Z
	TABLE I size code letters		NORMAL	=	· «	8 8	ນ ຜ	0	u U	<u>п</u>	u u	, L			¥		¥	Z	۵. ۳	z
	TABLE I ple size code letters	General inspection levels	NORMAL	=	. «	80	ပ	٥	ш	<u>п</u>	u u	, L					¥	Z	۵. ۳	z
	TABLE I ample size code letters	General inspection levels	NORMAL	=	• v	15 A B	25 B C	20 09	3 06	150 D F		D 1					¥	Z	۵. ۳	z
	TABLE I Sample size code letters	General inspection levels	NORMAL	=	· «	8 8	ນ ຜ	0	u U	<u>п</u>			to 1200 G				¥	Z	۵. ۳	z
	TABLE I Sample size code letters		NORMAL	=	• v	15 A B	25 B C	20 09	3 06	150 D F		200 to 1	to 1200 G		1201 to 3200 H K			z	۵.	

▼ = Use first sampling plan below arrow. If sample size equals, or exceeds, lot or batch size, do 100 percent inspection ★ = Use first sampling plan above arrow.

Re = Rejection number. Ac = Acceptance number.

Minimum size of sample to be tested to assure, with a 90 percent confidence, that a lot having percent-defective equal to the specified LTPD will not be accepted (single sample). TABLE C—1. LTPD sampling plans 1/2/

Max. Percent Defective (LTPD) or λ	20	15	10	7	5	3	2	1.5	1	0.7	0.5	0.3
Acceptance Number (C) (r = c + 1)				(For devi	Mi ce-hours	nimum Sa equired fo	Minimum Sample Sizes (For device-hours required for life test, multiply by 1000)	s multiply b	y 1000)			
0	11 (0.46)	15 (0.34)	22 (0.23)	32 (0.16)	45 (0.11)	76 (0.07)	116 (0.04)	153 (0.03)	231 (0.02)	328 (0.02)	461 (0.01)	767 (0.007)
-	18 (2.0)	25 (1.4)	38 (0.94)	55 (0.65)	77 (0.46)	129 (0.28)	195 (0.18)	258 (0.14)	390 (0.09)	555 (0.06)	(0.045)	1296 (0. 8 27)
2	25 (3.4)	34 (2.24)	52 (1.6)	75 (1.1)	105 (0.78)	176 (0.47)	266 (0.31)	354 (0.23)	533 (0.15)	759 (0.11)	1065 (0.080)	1773 (0.045)
3	32 (4.4)	43 (3.2)	65 (2.1)	94 (1.5)	132 (1.0)	221 (0.62)	333 (0.41)	444 (0.31)	668 (0.20)	953 (0.14)	1337 (0.10)	2226 (0.062)
4	38 (5.3)	52 (3.9)	78 (2.6)	113 (1.8)	158 (1.3)	265 (0.75)	398 (0.50)	531 (0.37)	798 (0.25)	1140 (0.17)	1599 (0.12)	2663 (0.074)
ro.	45 (6.0)	60 (4.4)	91 (2.9)	131 (2.0)	184 (1.4)	308 (0.85)	462 (0.57)	617 (0.42)	927 (0.28)	1323 (0.20)	1855 (0.14)	3090 (0.085)
9	51 (6.6)	68 (4.9)	104	149 (2.2)	209	349 (0.94)	528 (0.62)	700 (0.47)	1054 (0.31)	1503 (0.22)	2107 (0.155)	3509 (0.093)
7	57 (7.2)	77 (5.3)	116 (3.5)	166 (2.4)	234 (1.7)	390 (1.0)	589 (0.67)	783 (0.51)	1178 (0.34)	1680 (0.24)	2355 (0.17)	3922 (0.101)
8	63 (7.7)	85 (5.6)	128 (3.7)	184 (2.6)	258 (1.8)	431	648 (0.72)	864 (0.54)	1300 (0.36)	1854 (0.25)	2599 (0.18)	4329 (0.108)
6	69 (8.1)	93 (6.0)	140 (3.9)	201 (2.7)	282 (1.9)	471 (1.2)	709 (0.77)	945 (0.58)	1421 (0.38)	2027 (0.27)	2842 (0.19)	4733 (0.114)
10	75 (8.4)	100	152 (4.1)	218 (2.9)	306 (2.0)	511 (1.2)	770 (0.80)	1025 (0.60)	1541 (0.40)	2199 (0.28)	3082 (0.20)	5133 (0.120)

Sample sizes are based upon the Poisson exponential binomial limit.
 The minimum quality (approximate AQL) required to accept (on the average)
 of 20 lots is shown in parenthesis for information only.

MIL-S-19500E

1980 MEMORY DATA BOOK **Table of Contents Order Information** II Packaging Ш Sales Office Locations **Read Only Memory** Dynamic Random Access Memory Static Random Access Memory **Pseudostatic** Random Access Memory





64K-BIT READ-ONLY MEMORY

Processed to MIL-STD-883, Method 5004, Class B

MKB36000(P/J)-80/83/84

FEATURES

☐ MKB36000 8K x 8 Organization - "Edge Activated" operation (CE)

□ Maximum access time: 300ns (—84) 250ns (—83) 250ns (—80)

☐ Low Power Dissipation — 220mW max active

□ Extended operating ambient temperature range (-55°C ≤ T_A ≤ +125°C): —84
 (-55°C ≤ T_A ≤ +125°C): —83
 (-40°C ≤ T_A ≤ +80°C): —80

DESCRIPTION

The MKB36000 is a new generation N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MKB36000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining lower power dissipation and wide operating margins.


The MKB36000 utilizes what is fast becoming an industry standard method of device operation. Use of a static storage cell with clocked control periphery allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the

- ☐ Standard 24 pin DIP (EPROM Pin Out Compatible)
- □ Low Standby Power Dissipation 55mW typical (CE High)
- ☐ On chip latches for addresses
- ☐ Inputs and three-state outputs-TTL compatible
- ☐ Outputs drive 2 TTL loads and 100 pF
- ☐ Ruggedized for use in severe military environments
- \Box Single +5V \pm 10% power supply


chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically 35mW, as compared to unclocked deviced which draw full power continuously. In system operation, a device is selected by the CE input, while all other are in a low power mode, reducing the overall system power. Lower power means reduced power supply cost, less heat to dissipate and an increase in device and system reliability.

The edge activated chip enable also means greater system flexibility and an increase in system speed. The MKB36000 features onboard address latches controlled by the CE input. Once the address hold time specification has been met, new address data can be applied in anticipation of the next cycle. Outputs can be

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to V _{SS}	0.5V to +7V
Operating Temperature T _A (Ambient) -83/84	
Operating Temperature TA (Ambient) -80	
Storage Temperature — Ceramic (Ambient)	65°C to +150°C
Power Dissipation	1 Watt

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

(-55°C \leq $T_{\mbox{\scriptsize A}}$ \leq +125°C) for -84; (-40° \leq $T_{\mbox{\scriptsize A}}$ \leq +85°C) for -80

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic O Voltage	-1.0		0.8	Volts	
VIH	Input Logic 1 Voltage	2.4		v _{cc}	Volts	

DC ELECTRICAL CHARACTERISTICS

(V $_{CC}$ = 5V \pm 10%) (ELECTRICAL CHARACTERISTICS VALID OVER TEMPERATURE RANGE FOR EACH DEVICE) 6

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
lcc1	V _{CC} Power Supply Current Active			40	mA	1
lCC2	V _{CC} Power Supply Current Standby			10	mA	7
I(L)	Input Leakage Current	-10		10	μΑ	2
I _{O(L)}	Output Leakage Current	-10		10	μΑ	3
V _{OL}	Output Logic "0" Voltage @ I _{OU1} = 3.3mA			0.4	Volts	
V _{ОН}	Output Logic "1" Voltage @ I _{OU1} = 220 μA	2.4			Volts	

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC}$ = 5V \pm 10%)6 (ELECTRICAL CHARACTERISTICS VALID OVER TEMPERATURE RANGE FOR EACH DEVICE)6

		36000	0-80/83	3600	00-84		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
t _C	Cycle Time	375		450		ns	4
^t CE	CE Pulse Width	250	7500	300	7500	ns	4
^t AC	CE Access Time		250		300	ns	4
tOFF	Output Turn Off Delay		60		75	ns	4
^t AH	Address Hold Time Referenced to CE	60		75		ns	4
tAS	Address Setup Time Referenced to CE	0		0		ns	
tp	CE Precharge Time	125		150		ns	

CAPACITANCE

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C ₁	Input Capacitance	5	8	pF	5
c ₀	Output Capacitance	7	15	pF	5

NOTES:


- Current is proportional to cycle rate. I_{CC}I is measured at the specified minimum cycle time.
- 2. VIN = 0V to 5.5V
- 3. Device unselected; VOUT = 0V to 5.5V
- Measured with 2 TTL loads and 100pF, transition times = 20ns.
- 5. Capacitance measured with Boonton Meter or effective capacitance

calculated from the equation:

 $C = \triangle / \Delta V$ with $\triangle V = 3$ volts

- A minimum 2ms time delay is required after the application of V_{CC} (+5) before proper device operation is achieved. CE must be high during this period.
- 7. CE high

TIMING DIAGRAM



MKB 36000 ROM PUNCHED CARD CODING FORMAT (1 & 6)

	COLS	INFORMATION FIELD	DATA FORM	MAT
FIRST CARD	1-30 31-50	Customer Customer Part Number	512 data car following for	ds (16 data words/card) with the mat:
	60-72	Mostek Part Number (2)	COLS	INFORMATION FIELD
SECOND CARD	1-30 31-50	Engineer at Customer Site Direct Phone Number for	1-4	Four digit octal address of first output word on card
THIRD CARD	1-5	Mostek Part Number (2)	5-7	Three digit octal output word specified by address in column 1-4
FOURTH CARD	1-9 15-28 35-57	Data Format (3) Logic — ("Positive Logic" or "Negative Logic") Verification Code (4)	8-52	Next fifteen output words, each word consists of three octal digits.

NOTES:

- Positive or negative logic formats are accepted as noted in the fourth card.
- 2. Assigned by Mostek; may be left blank.
- Mostek punched card coding format should be used Punch "Mostek" starting in column one.
- Punches as (a) VERIFICATION HOLD i.e., customer verification of the data as reproduced by Mostek is required prior to production of the ROM. To accomplish this Mostek supplies a copy of its Customer Verification Data

Sheet (CVDS) to the customer.

(b) VERIFICATION PROCESS — i.e., the customer will receive a CVDS but production will begin prior to receipt of customer verification; (c) VERIFICATION NOT NEEDED — i.e., the customer will not receive a CVDS and production will begin immediately.

- 5. 512 cards for MKB36000.
- Please consult Mostek ROM Programming Guide for further details on other formats.

DESCRIPTION (Continued)

wire- 'OR'ed together, and a specific device can be selected by utilizing the CE input with no bus conflict on the outputs. The CE input allows the fastest access times yet available in 5 volt only ROM's and imposes no loss in system operating flexibility over an unclocked device.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the $\overline{\text{CE}}$ input, will drive a minimum of 2 standard TTL loads. The MKB36000 operates from a single +5 volt power supply with a wide \pm 10% tolerance, providing the widest operating margins available. The MKB36000 is packaged in the industry standard 24 pin DIP.

Any application requiring a high performance, high bit density ROM can be satisfied by the MKB36000 ROM. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the Z80. It can offer significant cost advantages over PROM.

OPERATION

The MKB36000 is controlled by the chip enable (\overline{CE}) input. A negative going edge at the \overline{CE} input will activate the device as well as strobe and latch the inputs into the onchip address registers. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until \overline{CE} is returned to the inactive state.

PROGRAMMING DATA

Mostek is now able to utilize a wide spectrum of data input formats and media. Those presently available are listed in the following table:

Table 1

Acceptable Media	Acceptable Format
CARDS PAPER PROMS DATA LINK	MOSTEK INTEL CARD INTEL TAPE EA MOSTEK F-8 MOTOROLA 6800

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MK36000(P/N)-4/5 DATA SHEET



2048 x 8-BIT UV ERASABLE PROM

Processed to MIL-STD-883, Method 5004, Class B

MKB2716(T/J)-87/88/90

FEATURES


- \square Extended operating temperature (-55°C \leqslant T_A \leqslant 100°C)
- □ Replacement for popular 1024 x 8 bit 2708 type EPROM
- ☐ Single +5 volt power supply during READ operation
- ☐ Fast Access Time in READ mode

P/N	Access Time
MKB2716-87	390ns
MKB2716-88	450ns
MKB2716-90	550ns

DESCRIPTION

The MKB2716 is a 2048 x 8 bit electrically programmable/ultraviolet erasable Read Only Memory. The circuit is fabricated with Mostek's advanced N-channel silicon gate technology for the highest performance and reliability. The MKB2716 offers significant advances over hardwired logic cost, system flexibility, turnaround time and performance.

The MKB2716 has many useful system oriented features including a STANDBY mode of operation which lowers the device power from 633mW maximum active power to 165mW maximum for an overall savings of 75%.




- ☐ Low Power Dissipation: 633 mW max active
- ☐ Power Down mode: 165 mW max standby
- ☐ Three State Output OR-tie capability
- Five modes of operation for greater system flexibility (see Table)
- ☐ Single programming requirement: single location programming with one 50 msec pulse
- ☐ TTL compatible in all operating modes
- ☐ Standard 24 pin DIP with transparent lid
- □ Ruggedized for use in severe military environments

MODE SELECTION

PIN MODE	CE/PGM (18)	OE (20)	VPP (21)	ОИТРИТ
INIODE	(18)	(20)	(21)	
READ	VIL	VIL	+5	Valid Out
STANDBY	V _{IH}	Don't Care	+5	Open
PROGRAM	Pulsed V _{IL} to V _{IH}	ViH	+25	Input
PROGRAM VERIFY	VıL	VIL	+25	Valid Out
PROGRAM INHIBIT	VIL	ViH	+25	Open

Vcc(24) = 5V all modes



A0 - A10 Addresses

CE/PGM Chip Enable/Program

OE Output Enable

O₀ - O_{7 Outputs}

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss	0.3V to +6V
(Except V _{PP})	
Voltage on V _{PP} supply pin relative to V _{SS}	0.3V to +28V
Operating Temperature T _A (Ambient)	$\dots -55^{\circ}C \le T_{A} \le 100^{\circ}C$
Storage Temperature (Ambient)	$\dots -65^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C$
Power Dissipation	1 Watt
Short Circuit Output Current	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

RECOMMENDED DC OPERATING CONDITIONS AND CHARACTERISTICS^{1,2,4,8}

(-55°C \leq $T_{\mbox{\scriptsize A}} \leq$ 100°C) (V $_{\mbox{\scriptsize CC}}$ = +5V $\pm 10\%$, V $_{\mbox{\scriptsize PP}}$ = V $_{\mbox{\scriptsize CC}}$)^2

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
ViH	Input High Voltage	2.0		V _{cc} +1	Volts	
VIL	Input Low Voltage	-0.1		0.8	Volts	
I _{CC1}	V _{CC} Standby Power Supply Current (OE = V _{IL} ; CE =V _{IH})		10	30	mA	2
I _{CC2}	V _{CC} Active Power Supply Current (OE = CE = V _{IL})		57	115	mA	2
I _{PP1}	V _{PP} Current (V _{PP} = 5.5V)			10	mA	2
VoH	Output High Voltage (I _{OH} = -400 μA)	2.4			Volts	
VoL	Output Low Voltage (IoL = 2.1mA)			.45	Volts	
l _{1L}	Input Leakage Current (V _{IN} = 5.5V)			10	μА	
loL	Output Leakage Current (V _{OUT} = 5.5V)			10	μ A	

AC CHARACTERISTICS¹,²,⁵

(-55°C \leq T_A \leq 100°C) (V_{CC} = +5V \pm 10%, V_{PP} = V_{CC})²

SYM	PARAMETER	-8	-87		-88		-90		
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tacc	Address to Output Delay (CE = OE = V _{IL})		390		450		550	ns	
t _{CE}	CE to Output Delay (OE = V _{IL})		390		450		550	ns	5
toE	Output Enable to Output Delay (CE = V _{IL})		150		150		180	ns	9
t _{DF}	Chip Deselect to Output Float (CE = V _{IL})	0	130	0	130	0	130	ns	8
t _{он}	Address to Output Hold (CE = OE = V _{IL})	0		0		0		ns	

CAPACITANCE

 $(T_A = 25^{\circ}C)^8$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
Cin	Input Capacitance	4	6	pF	6
Соит	Output Capacitance	8	12	pF	6

READ OPERATION NOTES:

- 1 V_{CC} must be applied on or before V_{PP} and removed after or at the same time as V_{PP}
- 2. V_{PP} and V_{CC} may be connected together except during programming, in which case the supply current is the sum of I_{CC} and I_{PP1}.
- 3. All voltages with respect to Vss.
- 4, Load conditions It load and 100pF , tr tF 20ns, reference levels are 1V or 2V for inputs and .8V and 2V for outputs
- 5. t_{OE} is referenced to $\overline{\text{CE}}$ or the addresses, whichever occurs last.
- 6. Effective Capacitance calculated from the equation C $\frac{Q}{V}$ where $\frac{Q}{V}$ V 3V
- 7. Typical numbers are for T_A 25 C and V_{CC} 5.0V.
- 8. t_{DF} is applicable to both \overline{CE} and \overline{OE} , whichever occurs first.
- 9. OE may follow up to tACC toE after the falling edge of $\overline{\text{CE}}$ without effecting tACC

PROGRAM OPERATION8

D.C. ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS8

(T_A = 25°C \pm 5°C) (V_{CC} = 5V \pm 10%, V_{PP} = 25V \pm 1V)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lic	Input Leakage Current		10	μА	3
VIL	Input Low Level	-0.1	0.8	Volts	
V _{IH}	Input High Level	2.0	V _{cc} +1	Volts	
Icc	V _{CC} Power Supply Current		100	mA	
I _{PP1}	V _{PP} Supply Current		5	mA	4
I _{PP2}	V _{PP} Supply Current during Programming Pulse		30	mA	5

A.C. CHARACTERISTICS AND OPERATING CONDITIONS^{1,2,6,7}

(T_A = 25°C \pm 5°C) (V_{CC} = 5V \pm 10%, V_{PP} = 25V \pm 1V)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
tas	Address Setup Time	2			μS	
toes	OE Setup Time	2			μS	
t _{DS}	Data Setup Time	2			μS	
t _{AH}	Address Hold Time	2			μs	
toeh	OE Hold Time	2			μs	
t _{DH}	Data Hold Time	2			μS	
t _{DF}	Output Enable to Output Float	0		130	ns	4
toE	Output Enable to Output Delay			120	ns	4
t _{PW}	Program Pulse Width	45	50	55	ms	
t _{PRT}	Program Pulse Rise Time	5			ns	
t _{PFT}	Program Pulse Fall Time	5			ns	

PROGRAM OPERATION NOTES:

- 1. Vcc must be applied at the same time or before V_{PP} and removed after or at the same time as V_{PP}. To prevent damage to the device it must not be inserted into a board with V_{PP} at 25V.
- 2. Care must be taken to prevent overshoot of the VPP supply when switching to -25V
- $3. \quad 0.45 V \leqslant V_{\text{IN}} \leqslant 5.25 V$
- 4. CE/PGM VIL
- 5. CE PGM VIH
- 6. t_T 20nsec
- 7. 1V or 2V for inputs and 8V or 2V for outputs are used as timing reference levels.
- 8. Although speed selections are made for READ operation all programming specifications are the same for all dash numbers.

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK2716(T)-6/7/8.



4096 x 1-BIT DYNAMIC RAM

Processed to MIL-STD-883, Method 5004, Class B

MKB4027(J)-83/84

FEATURES

- □ Extended operating temperature range (-55°C ≤ T_A ≤ +85°C)
- ☐ Industry standard 16-pin DIP (MK4096) configuration
- □ 200ns access time, 375ns cycle (-83) 250ns access time, 375ns cycle (-84)
- $\Box \pm 10\%$ tolerance on all supplies (+12V, ± 5 V)
- □ Low Power: 467mW active (max) 40mW standby (max)

DESCRIPTION

The MKB4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with Mostek's N-channel silicon gate process. This process allows the MKB4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MKB4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.


A unique multiplexing and latching technique for the address inputs permits the MKB4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible

- □ Improved performance with "gated CAS," "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- ☐ Output data latched and valid into next cycle
- ☐ Ruggedized for use in severe military environments


with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MKB4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, read-modify write, page-mode, and RAS only refresh cycles are available with the MKB4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A ₀ - A ₆	Address Inputs	WRITE	Read/Write Input
cs	Col Address Strobe	V _{BB}	Power (-5V)
D _{IN}	Data In	VCC	Power (+5V)
DOUT	Data Out	VDD	Power (+12V)
RAS	Row Address Strobe	VSS	Ground

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{BB}	0.5V to +20V
Voltage on V _{DD} , V _{CC} relative to V _{SS}	
V _{BB} - V _{SS} (V _{DD} - V _{SS} > 0)	ov
Operating Temperature (Ambient)(Ceramic)	
Storage Temperature (Ambient)(Ceramic)	65°C to +150°C
Short Circuit Output Current	50mA
Power Dissipation	1 Watt

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁴

 $(-55^{\circ}C \le T_{\mbox{\scriptsize A}} \le 85^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	10.8	12.0	13.2	V	2
v _{cc}	Ground	4.5	5.0	5.5	V	2,3
V_{SS}	Supply Voltage	0	0	0	V	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	V	2
V _{IHC}	Logic 1 Voltage, RAS, CAS, WRITE	2.7		7.0	V	2
∨ _{IH}	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4		7.0	V	2
V _{IL}	Logic O Voltage, all inputs	-1.0		.8	V	2

DC ELECTRICAL CHARACTERISTICS⁴

 $(-55^{\circ}C \leq T_{A} \leq 85^{\circ}C)^{\scriptscriptstyle 1} \ (V_{DD} = 12.0V \pm 10\%; \ V_{CC} = 5.0V \pm 10\%; \ V_{SS} = 0V; \ V_{BB} = -5.0V \pm 10\%)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
I _{DD1}	Avg. V _{DD} Power Supply Current			35	mA	5
I _{DD2}	Standby V _{DD} Power Supply Current			3.0	mA	8
l _{DD3}	Avg. V _{DD} Power Supply Current during "RAS only" cycles			27	mA	
lcc	V _{CC} Power Supply Current				mA	6
I _{BB}	Avg. V _{BB} Power Supply Current			200	μΑ	
I _(L)	Input Leakage Current (any input)			10	μА	7
I _{O(L)}	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ I _{OUT} = -5mA	2.4			V	
VOL	Output Logic 0 Voltage @ I _{OUT} = 3.2mA			0.4	V	

NOTES

- T_A is specified for operation at frequencies to t_{RC}≥t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met.
- 2. All voltages referenced to VSS.
- Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See Figure 1 for I_{DD1} limits at other cycle rates.
- I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135Ω typ) to Data Out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (4,11,7) (-55°C \leq T_A \leq 85°C)¹ (V_{DD} = 12.0V \pm 10%, V_{CC} = 0V, V_{BB} = -5.0V \pm 10%)

		МКВ4	027-83	МКВ4	027-84		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
^t RC	Random read or write cycle time	375		380		ns	12
^t RWC	Read-write cycle time	375		395		ns	12
^t RMW	Read Modify Write Cycle	405		470		ns	12
^t PC	Page mode cycle time	225		285		ns	12
^t RAC	Access time from row address strobe		200		250	ns	13,15
^t CAC	Access time from column address strobe		135		165	ns	14,15
^t OFF	Output buffer turn-off delay		50		60	ns	
t _{RP}	Row address strobe precharge time	120		120		ns	
^t RAS	Row address and strobe pulse width	200	5000	250	5000	ns	
tRSH	Row address strobe hold time	135		165		ns	
tCAS	Column address strobe pulse width	135		165		ns	
tcsH	CAS hold time	200		250		ns	
tRCD	Row to column strobe delay	25	65	35	85	ns	16
^t ASR	Row address set-up time	0		0		ns	
^t RAH	Row address hold time	25		35		ns	
t _{ASC}	Column address set-up time	0		0		ns	
^t CAH	Column address hold-time	55		75		ns	
^t AR	Column address hold time referenced to RAS	120		160		ns	
tcsc	Chip select set-up time	0		0		ns	
^t CH	Chip select hold time	55		75		ns	
^t CHR	Chip select hold time referenced to RAS	120		160		ns	
tŢ	Transition time (rise and fall)	3	50	3	50	ns	17
tRCS	Read command set-up time	0		0		ns	
^t RCH	Read command hold time	0		0		ns	
tWCH	Write command hold time	55		75		ns	
tWCR	Write command hold time referenced to RAS	120		160		ns	
tWP	Write command pulse width	55		75		ns	
^t RWL	Write command to row strobe lead time	70		85		ns	
tCWL	Write command to column strobe lead time	70		85		ns	
tDS	Data in set-up time	0		0		ns	18

ELECTRICAL CHARACTERISTICS (Continued)

		МКВ40	27-83	MKB4027-84			
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
^t DH	Data in hold time	55		75		ns	18
^t DHR	Data in hold time referenced to RAS	120		160		ns	
tCRP	Column to row strobe precharge time	0		0		ns	
t _{CP}	Column precharge time	80		110		ns	
tRFSH	Refresh Period		2		2	ms	
twcs	Write command set-up time	0		0			19
tCWD	CAS to WRITE delay	80		80		ns	19
tRWD	RAS to WRITE delay	145		175		ns	19
^t DOH	Data out hold time	5		5		μS	

NOTES (Continued)

- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at -10 volts.
- Output logic is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. 0V ≤ V_{OUT} ≤ -10V
- 10 Effective capacitance is calculated from the equation C ∆Q with △V 3 Volts
- 11 AC measurements assume t₁ 5ns
- The specification for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (-55 C ≤ T_A ≤ 85 C) is assured. See Figure 2 for derating curve.
- 13 Assumes that tRCD 1 tRCD (max)
- 14 Assumes that tRCD tRCD (max)

- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16 Operation within the t_{RAC} (max) limit insures that t_{RCD} (max) is specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- $V_{IHC} \, (min) \, \text{or} \, V_{IH} \, (min) \, \text{and} \, V_{IL} \, (\text{max}) \, \text{are reference levels for measuring} \\ timing \, \text{of input signals. Also, transition times are measured between } V_{IHC} \, \text{or} \, V_{IH} \, \text{and} \, V_{IL}.$
- 18 These parameters are referenced to CAS leading edge in random write cycles to WRITE leading edge in delayed write or read-modify-write cycles.
- 19 t_{WCS}. t_{CWD}, and t_{RWD} are restrictive operating parameters in a read/write or read/modify/write cycle only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the Data Out will contain the data written into the selected cell. If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indetermined.

AC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}C \leq T_{A} \leq 85^{\circ}C)^{1} \ (V_{DD} = 12.0V \pm 10\%, \ V_{CC} = 5V \pm 10\%, \ V_{SS} = 0V, \ V_{BB} = -5.0V \pm 10\%)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A _O - A ₅), D _{IN} , $\overline{\text{CS}}$	4	5	pF	10
C _{I2}	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
СО	Output Capacitance (D _{OUT})	5	7	pF	8,10

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4027(J)-1/2/3 and MK4027(J)-4 DATA SHEETS



16,384 x 1-BIT DYNAMIC RAM

Processed to MIL-STD-883, Method 5004, Class B

MKB4116(P/J)-82/83/84 MKB4116(E/F)-83/84


FEATURES

- □ Extended operating temperature range ($-55^{\circ}C \le T_{A}$ $\le +85^{\circ}C$)
- □ Recognized industry standard 16-pin configuration from Mostek
- 150ns access time, 320ns cycle (MKB4116-82)
 200ns access time, 375ns cycle (MKB4116-83)
 250ns access time, 410ns cycle (MKB4116-84)
- \Box \pm 10% tolerance on all power supplies (+12V, \pm 5V)
- ☐ Low power: 462mW active, 30mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MKB4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MKB4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in Mostek's high performance MK4027 (4K RAM).


BLOCK DIAGRAM



- ☐ Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- □ All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles (2msec refresh interval: -83, -84)
- □ Leadless chip carrier (E) and flat pack (F) available for high density applications, -83/84
- □ Ruggedized for use in severe military environments

The technology used to fabricate the MKB4116 is Mostek's double-poly, N-channel silicon gate, POLY ITM process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximal circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MKB4116 a truly superior RAM product.

PIN CONNECTIONS



PIN NAMES

A0 - A	6 Address Inputs	WRITE	Read/Write Input
CAS	Col. Address Strobe	V _{BB}	Power (-5V)
DIN	Data In	vcc	Power (+5V)
POUT RAS	Data Out	V _{DD}	Power (+12V)
RĂŚ	Row Address Strobe	VSS	Ground

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{RR}	0.5V to +20V
Voltage on V _{DD} , V _{CC} supplies relative to V _{SS}	1.0V to +15.0V
V _{BB} - V _{SS} (V _{DD} - V _{SS} > 0V)	
Operating Temperature, T _A (Ambient)	
Storage Temperature (Ambient)	
Short Circuit Output Current	50mA
Power Dissipation	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(-55^{\circ}C \le T_{A} \le +85^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	Volts	2
v _{cc}	Supply Voltage	4.5	5.0	5.5	Volts	2,3
V _{SS}	Supply Voltage	0	0	0	Volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	Volts	2
V _{IHC}	Input High (Logic 1) Voltage, RAS, CAS, WRITE	2.7	_	7.0	Volts	2
V _{IH}	Input High (Logic 1) Voltage, all inputs except RAS, CAS, WRITE	2.4		7.0	Volts	2
V _{IL}	Input Low (Logic 0) Voltage, all inputs	-1.0		.8	Volts	2

DC ELECTRICAL CHARACTERISITCS

 $(-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}) \text{ (V}_{\text{DD}} = 5.0\text{V} \pm 10\%; -5.5\text{V} \le \text{V}_{\text{BB}} \le -4.5\text{V}; \text{V}_{\text{SS}} = 0\text{V})$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
IDD1 ICC1 IBB1	OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t _{RC} = t _{RC} (min)		35 400	mA μA	4 5
I _{DD2} I _{CC2} I _{BB2}	STANDBY CURRENT Power supply standby current (RAS = V _{IHC} , D _{OUT} = High Impedance)	-10	2.25 10 200	mA μA μA	
IDD3 ICC3 IBB3	REFRESH CURRENT Average powe <u>r supply</u> current, refesh mode (RAS cycling, CAS = V _{IHC} ; t _{RC} = t _{RC} min)	-10	27 10 400	mA μA μA	4
IDD4 ICC4 IBB4	PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; t _{PC} = t _{PC} min)		27 400	mA μA	4 5
I _{I(L)}	INPUT LEAKAGE Input leakage, any input ($V_{BB} = -5V$, $0V \le V_{IN} \le +7.0V$, all other pins not under test = 0 volts)	-10	10	μА	
^I O(L)	OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	-10	10	μΑ	
V _{OH}	OUTPUT LEVELS Output high (Logic 1) voltage (I _{OUT} = -5mA) Output low (Logic 0) voltage (I _{OUT} = 4.2mA)	2.4	0.4	Volts Volts	3 ~

NOTES

- T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min).
 Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
- All voltages referenced to V_{SS}.
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaing data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specifications is not guaranteed in this mode.
- I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. See Figures 2, 3 and 4 for I_{DD} limits at other cycle rates.
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 Ω typ) to data out. At all other times I_{CC} consists of leakage currents only.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 7. AC measurements assume t1 5ns.
- 8. $V_{IHC}(min)$ or V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} or V_{IL} .
- The specifications for t_{RC} (min) t_{RMW} (min) are used only to indicate cycle
 which proper operation over the full temperature range (-55°C ≤ T_A ≤
 85°C) is assured.
- 10. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RCD} will increase by the amount that t_{RCD} exceeds the value shown.
- 11. Assumes that t_{RCD} ≥ t_{RCD} (max)
- 12. Measured with a load equivalent to 2 TTL loads and 100pF.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)

 $(-55^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C})^{1} \text{ (V}_{DD} = 12.0\text{V} \pm 10\%, \text{ V}_{CC} = 5.0\text{V} \pm 10\%, \text{ V}_{SS} = 0\text{V}, -5.5\text{V} \le \text{V}_{BB} \le -4.5\text{V})$

		MKB4116-82		MKB4116-83		MKB4116-84			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
^t RC	Random read or write cycle time	320		375		410		ns	9
tRWC	Read-write cycle time	320		375		425		ns	9
^t RMW	Read-modify-write cycle time	320		405		500		ns	9
tPC	Page mode cycle time	170		225		275		ns	9
tRAC	Access time from RAS		150		200		250	ns	10,12
tCAC	Access time from CAS		100		135		165	ns	11,12
tOFF	Output buffer turn-off delay	0	40	0	50	0	60	ns	13
tŢ	Transition time (rise and fall)	3	35	3	50	3	50	ns	8
t _{RP}	RAS precharge time	100		120		150		ns	
tRAS	RAS pulse width	150	5000	200	5000	250	5000	ns	
tRSH	RAS hold time	100		135		165		ns	
tCSH	CAS hold time	150		200		250		ns	
tCAS	CAS pulse width	100	5000	135	5000	165	5000	ns	
^t RCD	RAS to CAS delay time	20	50	25	65	35	85	ns	15
tCRP	CAS to RAS precharge time	0		0		0		ns	
tASR	Row Address set-up time	0		0		0		ns	
tRAH	Row Address hold time	20		25		35		ns	
tASC	Column Address set-up time	0		0		0		ns	
^t CAH	Column Address hold time	45		55		75		ns	
^t AR	Column Address hold time referenced to RAS	95		120		160		ns	
tRCS	Read command set-up time	0		0		0		ns	
tRCH	Read command hold time	0		0		0		ns	
tWCH	Write command hold time	45		55		75		ns	
tWCR	Write command hold time referenced to RAS	95		120		160		ns	
tWP	Write command pulse width	45		55		75		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)

 $(-55^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C})^{1}$ $(\text{V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{CC} = 5.0\text{V} \pm 10\%, \text{V}_{SS} = 0\text{V}, -5.5\text{V} \le \text{V}_{BB} \le -4.5\text{V})$

	,,	00 00		,0					
		MKB4116-82		MKB4116-83		MKB4116-84			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
^t RWL	Write command to RAS lead time	50		70		85		ns	
^t CWL	Write command to CAS lead time	50		70		85		ns	
t _{DS}	Data-in set-up time	0		0		0		ns	15
^t DH	Date-in hold time	45		55		75		ns	15
^t DHR	Data-in hold time referenced to RAS	95		120		160		ns	
^t CP	CAS precharge time (for page- mode cycle only)	60		80		100		ns	
^t REF	Refresh period		2		2		2	ms	19
twcs	WRITE command set-up time	0		0		0		ns	16
tCWD	CAS to WRITE delay	60		80		90		ns	16
tRWD	RAS to WRITE delay	110		145		175		ns	16
									

AC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}C \le T_{A} \le +85^{\circ}C) (V_{DD} = 12.0V \pm 10\%; V_{SS} = 0V; -5.5V \le V_{BB} \le -4.5V)$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A _O - A ₆), D _{IN}	4	5	pF	17
C _{I2}	Input Capacitance, RAS, CAS, WRITE	8	10	pF	17
СО	Output Capacitance (D _{OUT})	5	7	pF	17,18

NOTES: Continued

- t_{OPI} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. t_{WCS} , t_{CWD} , and t_{RWD} are restrictive operating parameters in read-write and read-modify-write cycles only. If $t_{WCS} \le t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \le t_{CWD}$ (min) and $t_{RWD} \le t_{RWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Effective capacitance calculated from the equation C = $\frac{I\Delta t}{\Delta V}$ with ΔV = 3 volts and power supplies at nominal levels.
- CAS = V_{IHC} to disable D_{OUT}.

DESCRIPTION (Continued)

Multiplexed address inputs (a feature pioneered by Mostek for its 4K RAMs) permits the MKB4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and

insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high perforance.

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4116-2/3 AND MK4116-4 DATA SHEETS



4096 x 1-BIT STATIC RAM

Processed to MIL-STD-883, Method 5004, Class B

MKB4104 (P/J/E)-84/85

FEATURES

- □ Extended operating temperature range (-55°C \leq T_A \leq 125°C)
- Combination static storage cells and dynamic control circuitry for truly high performance

Part Number	Access Time	Cycle Time
4104(J)-84	250ns	385ns
4104(J)-85	300ns	510ns

☐ Average power dissipation less than 150mW

- ☐ Standby power dissipation less than 53mW
- ☐ Single +5V power supply (5% tolerance)
- ☐ Fully TTL compatible

Fanout:

2 - Standard TTL

2 - Schottky TTL

12 - Low Power Schottky TTL


- ☐ Standard 18 pin DIP
- Leadless chip carrier (E package) available for high density applications
- □ Ruggedized for use in severe military environments

DESCRIPTION


The Mostek MKB4104 is a high performance static random access memory organized as 4096 one bit words. The MKB4104 combines the best characteristics of static and dynamic memory techniques to achieve a TTL compatible, 5 volt only, high performance, low

power memory device. It utilizes advanced circuit design concepts and an innovative state-of-the-art N-channel silicon gate process specially tailored to provide static data storage with the performance (speed and power) of dynamic RAMs. Since the storage cell is static the device may be stopped indefinitely with the $\overline{\text{CE}}$ clock in the off (Logic 1) state.

FUNCTIONAL DESCRIPTION



PIN CONNECTIONS



PIN NAMES

AO-A11 Address Inputs
CE Chip Enable
DIN Data Input
DOUT Data Output

V_{SS} Ground V_{CC} Power (+5V) WE Write Enable

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	1.0V to +7.0V
Operating Temperature T _A (Ambient)	55°C to +125°C
Storage Temperature (Ambient)(Ceramic)	65°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Supply Voltage	4.75	5.0	5.25	V	1
V _{SS}	Supply Voltage	0	0	0	V	1
V _{IH}	Logic "1" Voltage All Inputs	2.4		7.0	V	1
VIL	Logic "O" Voltage All Inputs	-1.0		.65	V	1

DC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C) (V_{CC} = 5.0 \text{ volts } \pm 5\%)$

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
l _{CC1}	Average V _{CC} Power Supply Current		27	mA	2
lcc2	Standby V _{CC} Power Supply Current		10	mA	3
l <u>į</u> L	Input Leakage Current (Any Input)	-10	10	μА	4
loL	Output Leakage Current	-10	10	μΑ	3,5
VOH	Output Logic "1" Voltage I _{OUT} = -500μA	2.4		V	11
VOL	Output Logic "-" Voltage I _{OUT} = 5mA		0.4	V	11

AC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}C \le T_{A} \le +125^{\circ}C) (V_{CC} = +5.0 \text{ volts } \pm 5\%)$

SYM	PARAMETER	MIN	TYP	MAX	NOTES
Cl	Input Capacitance		4pF	6pF	14
СО	Output Capacitance		7pF	7pF	14

NOTES:

- All voltages referenced to VSS
- I_{CC1} is related to precharge and cycle times. Guaranteed maximum values for I_{CC1} are at minimum cycle time
- Output is disabled (open circuit), CE is at logic 1
- All device pins at 0 volts except pin under test at 0 · V_{IN} · 5 5V (V_{CC} 5V)
- OV · V_{OUT} · · · 5 5V (V_{CC} 5V)

 During power up, CE and WE must be at V_{IH} for minimum of 2ms after V_{CC} reaches 4 75V, before a valid memory cycle can be accomplished
- Measured with load circuit equivalent to 2 TTL loads and CL 100pF
- If \overline{WE} follows after \overline{CE} by more than $t_{WS},$ then data out may not remain open circuited
- Determined by user. Total cycle time cannot exceed top max

- 10 Data-in set-up time is referenced to the later of the two failing clock edges CE or WE
- AC measurements assume t₁ 5ns Timing points are taken at .8V and 2 OV on inputs and 8V and 2 OV on the output. Transition times are also taken between these levels
- $t_{C} t_{CL} \cdot t_{P} \cdot 2t_{I}$
- 13 The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within tOFF
- 14 Effective capacitance calculated from the equation C 1∆t with △V equal to 3V and V_{CC} nominal.
- 15 For RMW, ICE IAC : IWPL : 5MOD 16 IC IAC : IWPL : 1p : 3II : IMOD

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS⁶,¹¹

(-55°C \leq T_A \leq +125°C) (V_{CC} = +5.0 Volts \pm 5%)

_		МКВ4	104-84	MKB4104-85			
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
t _C	Read or Write Cycle Time		410	510		ns	12
^t AC	Random Access		250		300	ns	7
^t CE	Chip Enable Pulse Width	250	5000	300	5000	ns	15
tp	Chip Enable Precharge Time	150		200		ns	
^t AH	Address Hold Time	135		165		ns	
^t AS	Address Set-Up Time	0		0		ns	
^t OFF	Output Buffer Turn-Off Delay	0	65	0	75	ns	13
tWS	Write Enable Set-Up Time	0		0		ns	8
^t DHC	Data Input Hold Time Referenced to CE	210		250		ns	
^t DHW	Data Input Hold Time Referenced to WE	90		105			
tww	Write Enabled Pulse Width	60		90		ns	
tMOD	Modify Time	0	5000	0	5000	ns	9
tWPL	WE to CE Precharge Lead Time	85		105		ns	10
t _{DS}	Data Input Set-Up Time	0		0		ns	
^t WH	Write Enable Hold Time	185		225		ns	
tŢ	Transition Time	5	50	5	50	ns	
tRMW	Read-Modify-Write Cycle Time	500		620		ns	16
t _{RS}	Read Set-Up Time	0		0		ns	

DESCRIPTION (Continued)

All input levels, including write enable (\overline{WE}) and chip enable (\overline{CE}) are TTL with a one level of 2.4 volts and a zero level of .65 volts. The push-pull output (no pull-up resistor required) delivers a one level of 2.4V minimum and a zero level of .4 volts maximum. The output has a fanout of 2 standard TTL loads or 12 low power Schottky loads.

The RAM employs an innovative static cell which occupies a mere 2.75 square mils ($\frac{1}{2}$ the area of previous cells) and dissipates power levels comparable to CMOS. The static cell eliminates the need for refresh cycles and associated hardware thus allowing easy system implementation.

Power supply requirement of +5V combined with TTL compatibility on all I/O pins permits easy integration into large memory configurations. The single supply reduces capacitor count and permits denser packaging on printed circuit boards. The 5V only supply requirement and TTL compatible I/O makes this part an ideal choice for next generation +5V only microprocessors such as Mostek's Z80. The early write mode (WE active prior to CE) permits common I/O operation, needed for Z80 interfacing, without external circuitry.

Reliability is greatly enhanced by the low power dissipation which causes a maximum junction rise of only 6.6° at 1.6 Megahertz operation. The MKB4104 was designed for the system designer and user who require the highest performance available along with Mostek's proven reliability.



1K x 8-BIT STATIC RAM

Processed to MIL-STD-883, Method 5004, Class B

MKB4118(P/J)-82/83

FEATURES

□ Extended Operating Temperature Range $(-55^{\circ}C \le T_{C} \le +125^{\circ}C)$

 □ Address Activated[™] Interface combines benefits of Edge Activated[™] and full static

☐ High performance

PART NUMBER	ACCESS TIME	CYCLE TIME
MKB4118-82	150 nsec	150 nsec
MKB4118-83	200 nsec	200 nsec

☐ Single +5 volt power supply

☐ TTL compatible I/O

Fanout:

2 - Standard

2 - Standard TTL

2 - Schottky TTL

12 - Low power Schottky TTL

□ Low Power - 400mW Active

□ 24-pin ROM/PROM compatible pin configuration

□ CS, OE, and LATCH functions for flexible system operation

☐ Read-Modify-Write Capability


☐ Ruggedized for use in severe military environment

DESCRIPTION


The MKB4118 uses Mostek's Poly R N-Channel Silicon Gate process and advanced circuit design techniques to package 8192 bits of static RAM on a single chip. Mostek's Address Activated™ circuit design technique

is utilized to achieve higher performance, low power, and easy user implementation. The device has a $V_{IH} = 2.2$, $V_{IL} = 0.8$ V, $V_{OH} = 0.4$ V making it totally compatible with all TTL family devices.

BLOCK DIAGRAM



PIN CONNECTIONS



PIN NAM	ES		
A0 - A9	Address Inputs	WE	Write Enable
CS	Chip Select	ŌĒ	Output Enable
V _{SS} V _{CC}	Ground	<u> </u>	Latch
VCC	Power (+5V)	1/01 1/08	Data In/
		1	Data Out

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS.	0.5V to +7.0V
Operating Temperature	55°C to +125°C
Storage Temperature (Ambient)(Cer	amic)
Power Dissipation	
Short Circuit Output Current	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS³

 $(-55^{\circ}C \le T_C \le +125^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{CC}	Supply Voltage	4.75	5.0	5.25	V	1
V _{SS}	Supply Voltage	0	0	0	V	1
VIH	Logic "1" Voltage All Inputs	2.4		7.0	V	1
VIL	Logic "O" Voltage All Inputs	-0.3		.8	V	1

DC ELECTRICAL CHARACTERISTICS¹,³

(-55°C \leq T $_{C}$ \leq +125°C) (V $_{CC}$ = 5.0 Volts \pm 5%)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
l _{CC1}	Average V _{CC} Power Supply Current (Active)		100	mA	
l _{CC2}	Average V _{CC} Power Supply Current (Standby)		80	mA	5
ال	Input Leakage Current (Any Input)	-10	10	μΑ	2
loL	Output Leakage Current	-10	10	μΑ	2
Vон	Output Logic "1" Voltage I _{OUT} = -1mA	2.4		٧	
V _{OL}	Output Logic "O" Voltage I _{OUT} = 4mA		0.4	٧	

AC ELECTRICAL CHARACTERISTICS¹,³

 $(-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}) \text{ (V}_{\text{CC}} = +5.0 \text{ Volts} \pm 5\%)$

SYM	PARAMETER	TYP	MAX	NOTES
Cl	Capacitance on all pins except I/O	4pF		4
c _{I/O}	Capacitance on I/O pins	10pF		4

NOTES:

All voltages referenced to V_{SS}.

2. Measured with $0 \le V_1 \le 5V$ and outputs deselected ($V_{CC} = 5V$)

3. A minimum of 2ms time delay is required after application of V_{CC} (+5V) before proper device operation can be achieved.

4. Effective capacitance calculated from the equation C = $I\frac{\Delta t}{\Delta V}$ with ΔV = 3V and V_{CC} nominal

 Standby mode is defined as condition with addresses, latch and WE remain unchanged.

6. AC timing measurements made with 2 TTL loads plus 100pF.

ELECTRICAL CHARACTERISTICS⁶

(–55°C \leq T $_{\mbox{\scriptsize C}} \leq$ 125°C and V $_{\mbox{\scriptsize CC}}$ = 5.0 Volts \pm 5%)

		МКВ4	MKB4118-82		MKB4118-83		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
^t RC	Read Cycle Time	150		200		ns	
^t AA	Address Access Time		150		200	ns	
t _{CSA}	Chip Select Access Time		75		100	ns	
^t CSZ	Chip Select Data Off Time	0	75	0	100	ns	
^t OEA	Output Enable Access Time		75		100	ns	
^t OEZ	Output Enable Data Off Time	0	75	0	100	ns	
^t AZ	Address Data Off Time	10		10		ns	
^t ASL	Address to Latch Setup Time	10		10		ns	
^t AHL	Address From Latch Hold Time	50		65	,	ns	
^t CSL	CS To Latch Setup Time	0		0		ns	
^t CHL	CS From Latch Hold Time	50		65		ns	
t _{LA}	Latch Off Access Time		200		260	ns	
^t WC	Write Cycle Time	150		200		ns	
^t ASW	Address To Write Setup Time	0		0		ns	
^t AHW	Address From Write Hold Time	50		65		ns	
tcsw	CS to Write Setup Time	0		0		ns	
tCHW	CS From Write Hold Time	50		65		ns	
^t DSW	Data to Write Setup Time	30		40		ns	
^t DHW	Data From Write Hold Time	30		40		ns	
^t WD	Write Pulse Duration	50		60		ns	
^t LDH	Latch Duration, High	50	DC	60	DC	ns	
^t LDL	Latch Duration, Low		DC		DC	ns	
^t WEZ	Write Enable Data Off Time	0	75	0	100	ns	
tLZ	Latch Data Off Time	10		10		ns	
^t WPL	Write Pulse Lead Time	90		130		ns	


SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4118(P/N) SERIES DATA SHEET



The MKB4118 is designed for all wide word memory applications. The MKB4118 provides the user with a high-density, cost-effective 1K x 8 bit Random Access Memory. Fast Output Enable (\overline{OE}) and Chip Select (\overline{CS}) controls are provided for easy interface in microprocessor or other bus-oriented systems. The MKB4118 features a flexible Latch (\overline{L}) function to permit latching of

the address and \overline{CS} status at the user's option. Common data address bus operation may be performed at the system level by utilizing the L and \overline{OE} functions for the MKB4118. The latch function may be bypassed by merely tying the latch pin to V_{CC} , providing fast ripple-through operation.

1980 MEMORY DESIGNERS GUIDE





Technology

ABSTRACT

This paper discusses the evolution of dynamic MOS RAMs. Included is a discussion of address multiplexing and timing considerations of multiplexed address MOS RAMs. Static and dynamic sense amplifiers are compared in terms of power consumption and layout problems and the benefits resulting from the use of dynamic sense amplifiers are discussed. Data sheet specifications of three presently available 16K dynamic MOS RAMs are presented.

INTRODUCTION

Semiconductor random access memories have been developed at a very rapid pace throughout this decade. RAMs with very impressive performance have been produced using bipolar technology, while RAMs with moderate performance but very low cost have been produced using MOS technology. This paper will discuss dynamic MOS random access memories which are rapidly replacing core memories in most memory applications. This recent dominance by dynamic MOS RAMs in the random access memory market comes about as a result of the cost, performance, and reliability associated with the integration of up to 16,384 bits of RAM on a single integrated circuit. This level of integration in turn is made possible by the use of dynamic circuit techniques, and more specifically by the use of dynamic data storage. These techniques have undergone very rapid development, causing the performance characteristics of available memory circuits to vary greatly from design to design as different techniques are incorporated. Dynamic and static sense amplifiers will be discussed, and the performance specifications of a commercially available 16K RAM using dynamic sense amplifiers will be compared to the specifications of two 16K RAMs using static sense amplifiers. The state-of-the-art in commercially available MOS memory is a 16K x 1 dynamic circuit with a chip access time of 150 nanoseconds, and a readmodify-write cycle time of 320 nanoseconds. Cost of dynamic MOS memory is rapidly decreasing and is now about 0.1 cent per bit at the chip level and about 0.15 cent per bit at the system level.

DEVELOPMENT OF DYNAMIC MEMORY

The first MOS RAMs used cross-coupled flip-flops as storage cells, each cell containing six or eight MOS transistors. The combination of a complex cell structure and a new technology gave rise to a high per-bit memory cost that found very few applications. But applications were expanded by major breakthroughs that significantly reduced the cost of MOS RAM. The first breakthrough was the development of the concept of dynamic memory storage - storing a digital "0" or "1" by a low or high voltage stored on a capacitor in a 3-transistor cell. However, this can cause a problem since the charge will eventually leak off any capacitor. If data is to be retained for longer than the self discharge time of a cell storage capacitor, typically two milliseconds, the data must be sensed before it is lost and then restored to its original voltage level. The operation of restoring the cell voltages to good levels is called a refresh operation. This simultaneously occurs in all cells of the externally addressed row of the memory matrix. To refresh the entire memory array, it is necessary to perform a refresh cycle to each of the 16 to 128 rows of the memory array at least once every two milliseconds.

The second major breakthrough in the development of MOS RAMs was the development of the single transistor cell. This cell is poorly named because it really consists of a single transistor plus a single capacitor, and the capacitor occupies the majority of the cell area. But this cell still occupied less than half the area of the earlier 3-transistor cell and permitted integration of 4096 bits per chip compared to only 1024 bits per chip using the earlier 3-transistor cell. The three year delay between the introduction of the 1-transistor cell was due to the difficulty in sensing the small signal from the 1-transistor cell. For the first time, there was no amplifier built into every cell, and signal levels out of the memory matrix became millivolts instead of volts. Sense amplifiers have been developed to sense the small signals from the 1-transistor cell and will be discussed later.

The 1-transistor cell permitted integration of 4K bits per chip. In addition, improvements in the inter-

nal peripheral or support circuits made this new generation of circuits much easier to use than were the earlier 1K circuits. The 1K circuits required multiple, critically-timed, high-capacitance, high-voltage clock signals. In the 4K chips, these were replaced by a single high-voltage, high-capacitance clock (22 pin version) or two TTL-level, low-capacitance clocks (16 pin version). The 1K chips required high voltages for address and data inputs, which were replaced by TTL-level inputs in the 4K chips. The high impedance output of the 1K chips, requiring an external sense amplifier, was replaced by a low impedance output capable of driving one or more TTL loads in the 4K circuits. The relatively slow P-channel technology used for the 1K chips was replaced by faster Nchannel technology for the 4K chips. Integration of 4096 bits per chip reduced the per-bit chip cost, while the simplification of external support circuitry reduced other system costs. These savings made MOS memory cost competitive with magnetic core for the first time in most general applications. Integration of 16,384 bits per chip promises to reduce the per-bit cost even further. Although 16K chips require the same external support circuitry as that required by 4K chips, a given printed circuit board size, power supply, cooling system, set of address buffers, etc., supports four times as many bits when using 16K chips as when using 4K chips. Memory systems using 16K chips should become less expensive than those using 4K chips some time in the first half of 1978.

ADDRESS MULTIPLEXING

While use of the single transistor cell increased the bit density on a chip, it degraded the access time by about 25 percent. This is due to the delay through the sense amplifiers in detecting and amplifying the very small signals from the memory cells. This delay, however, made the multiplexing of addresses a very attractive means for reducing package pin count for increased memory density on a printed circuit board.

An MOS memory chip is physically arranged as a two dimentional array of cells. Certain address inputs are used for row selection and the remaining address inputs are used for column selection. Row selection is required before the sense amplifiers can begin their slow detection process. Column selection is not required until the outputs of the sense amplifiers are valid, since its function is to gate data from the selected sense amplifier to the data output circuitry. Since the column selection information is not used internally until well after the row selection information is required, only the row addresses need to be available to the chip at the start of a cycle. The column address can come later with no penalty of access time. The multiplexed address memory takes advantage of this delayed need for column address. Instead of using 12 address pins to select one of 4096 memory cells, six address pins are used to first select one of 64 rows, and subsequently the same pins are used to select one of 64 columns. The result is a 4096 bit RAM in a 16 pin package, rather than in the more straightforward 22 pin package.

When compared to the 22 pin 4K RAM, the 16 pin 4K RAM has both advantages and disadvantages. The primary advantage of the 16 pin approach is the substantial increase in board density that it allows. A second advantage is the reduction in the required number of address buffers from 12 to 6. A third advantage is that multiplexing permits a faster mode of operation, called page mode, which shall be discussed later. Finally, two more specific advantages were available to users of the 16 pin design. These were the use of TTL-level timing signals rather than a high voltage clock, and the use of dynamic sense amplifiers rather than static sense amplifiers to reduce power comsumption. These last two differences were not a result of the multiplexing but were nevertheless, advantageous for users of the 16 pin design.

The 16 pin implementation also had disadvantages. The multiplexed part required two timing signals and hence more complex timing. The first signal, RAS, initiates a cycle and strobes in the row address, and the second signal, CAS, strobes in the column address. Any skew in the timing of the second signal with respect to the first added directly to access time. Systems using the 22 pin design, which required only a single clock, had less complex timing and suffered no such degradation of access time. Finally, the 22 pin design, not having the TTL to MOS level clock driver on the chip, dissipated less than 1 mW in the standby mode compared to about 10 mW per chip for the 16 pin part.

In the first year after various designs were introduced, the 22 pin approach gained greater acceptance than the 16 pin approach, not because of the technical advantages or disadvantages of the two approaches, but because there were two major MOS memory suppliers manufacturing the 22 pin part and only one manufacturing the 16 pin part. Many users would not choose a single-sourced product. Other users had a strong enough preference for the multiplexed concept to commit to that design, correctly assuming that the market they created for the 16 pin design would cause additional manufacturers to offer their own 16 pin designs. Meanwhile, the 16 pin design was improved to eliminate the access time penalty due to multiplexing. This was accomplished by performing the critical timing of the second clock with circuitry on the chip rather than with external circuitry-a feature referred to as "gated CAS." With many users committed to a multiplexed design, other manufacturers began supplying this part. And with multiple sourcing available, more and more users designed systems using the 16 pin part. This trend has escalated to the point where virtually all new memory system designs now incorporate the 16 pin device.

The acceptance of address multiplexing generated by 4K RAMs virtually assured its use in the next generation of dynamic MOS RAMs. And indeed all 16K RAMs on the market today use address multiplexing and are pin compatible with each other. Many new memory system designs take advantage of the pinout similarity between the 4K and 16K parts. Printed circuit boards are designed to accommodate either part, with only a single jumper wire required to switch from 4K to 16K chips, caused by the need for a seventh address pin on the 16K part, which replaces the chip select pin of the 4K part. Chip selection is accomplished on the 16K part by decoding RAS or CAS or both.

MULTIPLEX TIMING CONSIDERATIONS

Although address multiplexing provides some very substantial system benefits, it complicated system timing. It requires that both row and column addresses get into the chip in a short time using the same address pins. This establishes a rather tight timing window during which the individual events must occur. The sequence of events required to address the chip is as follows: (1) establish row addresses, (2) bring RAS low, (3) maintain row addresses valid for some minimum hold time, (4) establish column addresses, (5) bring CAS low, and (6) hold column addresses valid for some minimum time. To achieve specified access time from RAS, it is necessary to bring CAS low within some specified maximum delay after RAS.

Every attempt is made during the design of multiplexed chips to simplify the system timing problem. This is done by first reducing the row address hold time to an absolute minimum, since the system must not begin to establish column addresses until the minimum row address hold time is met. Then, if possible, the design is made to tolerate a negative setup time for the column addresses, which means that column addresses need not be valid until some time after CAS starts low. This also increases the time available for multiplexing. Finally, the critical RAS to CAS timing is done on the chip, which means that if CAS occurs earlier than needed by the chip, it is internally delayed until it is needed ("gated CAS"). For high performance memory systems, the use of a delay line to minimize timing skews is essential. With a delay line, the timing sequence can be net such that CAS occurs early enough after RAS to quarantee the specified access time from RAS.

OPERATION OF MULTIPLEXED DYNAMIC RAMS

In a multiplexed design, the 12 addresses of a 4K memory or the 14 addresses of a 16K memory are strobed into the memory chip in two groups of 6 or 7 respectively. When an address becomes available for a memory operation, the row address must

first be presented to the chip address pins. As soon as the row address inputs are valid, the first of two timing signals to the chip initiates a cycle. This signal strobes or latches the row address into the chip and is appropriately called Row Address Strobe or RAS. With no further commands to the chip, the latched addresses are converted to MOS voltage levels, decoded, and the selected row is enabled. Data is thereby destructively read from each cell in the selected row by dumping its charge onto its respective column sense line. A sense amplifier for each column detects the change in voltage level on the column line resulting from this deposited charge, and amplifies this signal. The amplified signals from the sense amplifiers are then impressed back onto the column sense lines, returning the cells to their original voltages. A cell whose voltage had decayed is restored to its original voltage in the process. At this time the sense amplifiers contain the same data or information contained in the selected row, and the destructively-read cells in the row are restored (refreshed) to their proper voltage.

When an active cycle is initiated by RAS going low, it must not be aborted. It is necessary to keep RAS low for some minimum length of time to allow the sense amplifiers time to restore data back into the destructively-read cells. To summarize, the function of the Row Address Strobe is to initiate a cycle, strobe or latch the row address, enable the selected row of memory cells, sense and restore the data in that row of memory cells, and maintain the sensed data from the entire row of addressed memory cells in their respective sense amplifiers. The sense amplifiers maintain this data as long as RAS remains active. At the end of a cycle, when RAS is taken high, the selected row is immediately turned off, isolating the correct data in the cells. After the row is off, the halfdigit lines are prepared for a new cycle.

The Column Address Strobe (CAS), on the other hand, controls column selection circuitry and the transfer of data from the selected sense amplifier to the output circuitry. After RAS strobes the row address information from the multiplexed address input pins, CAS strobes the column address from the same pins. When CAS goes active (low), the column address is strobed or latched into the circuit. This address is then decoded to select the proper column. Data from the selected sense amplifier is then transferred to the output buffer, completing read access.

During a write operation, the same sequence of events occurs as in a read cycle, with identically the same timing as in a read cycle except that the write enable signal, WRITE, is brought active (low). This causes the data at the data input to be strobed into the chip, buffered, and written into the selected sense amplifier and, thereby, into the selected cell. A -read-modify-write cycle starts out as a read cycle until read access

time. Then when input data becomes available to the memory, WRITE must be activated. As in a write-only cycle, this causes the data to be written into both the selected sense amplifier and into the selected cell. The active cycle must not be terminated until the internal write circuitry has had sufficient time to complete the write operation.

PAGE MODE OPERATION

The Row Address Strobe transfers the data from an entire row of memory cells into their respective sense amplifiers. The Column Address Strobe transfers the single bit of data from the selected sense amplifier into the output buffer. This organization permits data to be transferred into or out of multiple column locations of the same row by having multiple column cycles during a single active row cycle. This mode of operation is called page mode. A page of memory is defined as those memory locations sharing a common row address, but not necessarily confined to a single chip.

After a row has been selected by the Row Address Strobe, the contents of all cells in that row are available in their respective sense amplifiers. Repetitive column address cycles, while maintaining a single active row cycle, permit faster operation than is possible in the normal operating mode. This is because the delay through the sense amplifier only adds to the access time of the first column in the page. Data to be accessed from each subsequent column is already available in its respective sense amplifier. Therefore, page mode access is the access time from CAS, which is typically two-thirds the access time from RAS. Page mode reduces power consumption while typically doubling maximum operating frequency. Read, write, and read-modify-write cycles can be performed in either normal cycles or in page cycles. Page mode operation has a number of applications, with high-speed block transfer of data being the most important.

SENSE AMPLIFIER CONSIDERATIONS

The one-transistor memory cell has been simplified to a rather minimal structure: a capacitor stores digital data as a high or low voltage, and a transistor selectively connects the capacitor to a digit/sense line. (See Fig. 1.) Conduction through the transistor is controlled by its gate which is electrically connected to the other gates in a row. When a row is enabled by the row decoder, all transistors in that row become conductive, transferring charge from their respective capacitors to their respective digit/sense lines, destructively reading data. Each column has its own sense amplifier, whose function is to detect this charge and to amplify the signal caused

by this charge. The amplified signal is a full logic level, either at ground or close to V_{DD}.

The cell transistors remain conductive throughout this period so that the amplified signals from the sense amplifiers feed back into their respective cells, refreshing the voltage levels in the cells.

To maximize the signal into the sense amplifier, a large cell capacitance and a small digit/sense line capacitance are desired. This is because the cell and its digit line form a capacitive divider that attenuates the signal from the cell. But integration of large numbers of bits on one circuit requires a physically small cell size which implies an electrically small cell capacitance. Integration of large numbers of bits also requires that many cells share a common digit/sense line, causing this line to be physically long and to therefore have high stray capacitance. To keep the signal attenuation to an acceptable level, steps are taken to both maximize cell capacitance and to minimize digit line capacitance. Cell capacitance can be increased by using a double layer polysilicon fabrication process, which increases the percentage of cell area used for the capacitor. Digit line capacitance can be reduced by simply cutting the line in half. The sense amplifier is then placed in the center of a digit line, and senses a differential voltage between the two halves of the line. In 16K designs, the cell capacitance is typically 0.04 picofarad and the stray capacitance of one half-digit is typically 1 picofarad. Thus the signal from the memory cell is attenuated by a factor of 25 before being sensed by the sense amplifier.

Between cycles, the two halves of each digit line are equilibrated to precisely the same voltage. When an active cycle is initiated by RAS going low, these lines are momentarily allowed to float. Then a row is enabled, transferring charge from the enabled cell in each column to its half of its digit line. On each digit line, only a single memory cell is selected. This cell may be located on either the top or bottom half of the digit line. If the cell was originally at a high voltage, it causes its half-digit line voltage to be at some "high" value. If the cell was originally at a low voltage, its resulting half-digit line voltage is some "low" value. It should be noted that the attenuation of the digit line causes the "high" and "low" voltages to differ by less than one-half volt. The half-digit line not containing the addressed cell is simultaneously adjusted to a voltage somewhere between the "high" and "low" voltages of the addressed half by a special cell called a "dummy cell." Thus if a cell originally contained a high voltage, the voltage of its half-digit line will be approximately one-quarter volt above the adjusted intermediate voltage of the other halfdigit line. If the cell originally contained a low voltage, the voltage of its half-digit line will be approximately one-quarter volt below the intermediate

voltage of the other half-digit line. It is now up to the sense amplifier to detect this differential signal of one-quarter volt or less.

A detailed analysis of the sense amplifier will not be attempted. It will simply be noted that the sense amplifier consists of a balanced flip-flop. Since the addressed cell, in conjunction with the dummy cell, guarantees an initial voltage imbalance to this flip-flop, the positive feedback of the flip-flop causes it to latch up. The half-digit line having the lower initial voltage goes to ground while the other half-digit line goes to or in the case of a dynamic sense amplifier, remains near VDD.

Two types of sense amplifiers have been used in commercially available products. These are variations of the static amplifier in Fig. 1, and of the dynamic amplifier in Fig. 2. Both are about equal in their ability to detect and amplify small signals. The load resistors, R1 and R2, in the static amplifiers consume a substantial amount of power, typically half or more of the total chip power. Since these resistors are not present in dynamic amplifiers, the total power consumption of memory chips employing dynamic sense amplifiers is much less than that of circuits employing static sense amplifiers. There are, however, formidable design or layout problems associated with the use of dynamic sense amplifiers which will be discussed presently. These problems are severe enough that many chip designers chose to incorporate powerconsuming static sense amplifiers into their designs.

To understand the differing circuit requirements for static and dynamic sense amplifiers, one must look at a write cycle or more accurately, a read-modify-write cycle. Suppose, in Fig. 1, cell 64 had originally stored a low voltage and was read. The sense amplifier, detecting a lower voltage on node B than on node A, will drive node B to ground and node A near VDD. Transistor T3 then turns on, and the data from the cell becomes available to the output buffer at one end of the data bus. Now, assume that it is desired to write opposite data back into the cell. This requires forcing a high voltage onto node B and onto the storage capacitor, C64. To do this, the data input buffer will drive the input/output data bus to ground. Transistor T3 then forces node A to ground, overpowering R1. When node A goes to ground, transistor T2 turns off. This allows R2 to pull node B to VDD as required to write the high level into the storage cell. Without R2, node B would simply remain at ground, and a high voltage could not have been written into the cell. With these resistors, data can be written into a cell in either half of the matrix with a single input/output data bus. A trade-off exists in the resistance value chosen for R1 and R2. Since either R1 or R2 will dissipate power in all of the sense amplifiers, a low value resistor results in a very high

power consumption. But the digit line capacitance of node B is quite large, and a high value resistor means an excessively long write time. There is no good compromise, and circuits using static sense amplifiers consume high power and have long write times.




Figure 1 Memory Cells and Static Sense Apmlifier. Memory chips using static sense amplifiers consume twice the power of chips using dynamic sense amplifiers, due to the conduction through either R1 or R2.

Figure 2 Memory Cells and Dynamic Sense Amplifier. The use of dynamic sense amplifiers requires both true and complement input/output data busses. This, in turn, requires either two full column decoders or placement of a single column decoder with the sense amplifiers in the center of the memory.

On paper, the dynamic sense amplifier solves the problem very well. Referring now to Fig. 2 and having again read a low voltage from cell 64, assume it is again desired to write a high voltage back into the cell. Now, as before, the input buffer drives the true data bus to ground, with transistor T3 causing node A to follow. But, in addition the input buffer also forces the complement data bus to VDD, with transistor T4 causing node B to follow. In forcing node B to VDD, the complement data bus performed the job previously done by the resistor. With row 64 still selected, the high voltage on node B is transferred into the cell, and the write operation is complete. It should be noted that transistors T3 and T4 function only as switches and can have very low resistances to

speed-up write time. No speed—power trade-off is involved. Therefore, memory designs using dynamic sense amplifiers consume far less power and write much faster than do designs using static sense amplifiers.

The layout problem associated with the dynamic sense amplifier is that it requires both a true and a complement data bus. These, in turn, require that the column decode outputs be available in both the top and bottom halves of the memory array. Placing single column decoder above (or below) the memory array is ruled out since it is not practical to run its outputs through the memory array to the other side. One solution to the layout problem is to use two entire column decoders, one above the top half of the array to service the true data bus, and the other below the bottom half of the array to service the complement data bus. This gains all the advantages of using dynamic sense amplifiers, but the duplication of the column decoder consumes a substantial amount of silicon area, thereby raising the cost of the chip.

A second solution is to use a single column decoder located in the center of the memory array along with the sense amplifiers. This approach requires great care in design. If the column decoder is located in the center of the chip, it is topologically necessary for the digit lines to cross the buffered column address signals. Just one address signal, moving from ground to VDD, capacitively couples more signal onto a digit line than that provided by the memory cell. At first thought, this is frightening indeed. But on second thought, there are 127 unselected row lines that cross the digit lines and they do not cause a problem. They are quiet. Indeed if all lines crossing the digit line are kept guiet until the sense amplifier detects and amplifies its signal, there is no problem. With a multiplexed design, it is particularly easy to insure that the buffered column address lines remain guiet during this time, since multiplexing automatically causes the column address to be processed after the row addresses have been processed.

The advantages of dynamic sense amplifiers over static sense amplifiers are rather dramatically illustrated in Table 1. The power differences between the MK4116 and the other parts is due almost entirely to the choice of sense amplifiers. So is the write time. Other performance differences between the various designs are due to alternate circuit techniques used throughout the designs, not necessarily related to the choice of sense amplifier.

OTHER MOS RAMS

The very small area occupied by a single-transistor cell makes dynamic MOS RAM substantially less

Table 1

PART NUMBER	MK4116-2 MOSTEK	2116-2 (INTEL)	TMS 4070-2 (TI)
SENSE AMP	DYNAMIC	STATIC	STATIC
MAX I _{DD} (MA)	35	69	76
V _{DD} TOLERANCE	±10%	±10%	±5%
ACCESS TIME (FROM RAS) (ns	150)	200	250
ACCESS TIME (FROM CAS) (ns	100	125	165
MAX RAS to CAS delay for specified RAS access (ns)	50	75	80
Row Address Hold Time (ns)	20	45	50
Col Address Setup Time (ns)	-10	-10	0
WRITE TIME After READ	60	125	165
MIN READ or WRITE CYCLE (ns)	375	350	400
MIN READ- MODIFY-WRITE CY	375 CLE	400	590
REFRESH Cycles REFRESH Interval	128 2ms	64 2ms	128 2ms
PAGE MODE	Yes	Yes	Yes
Package Pins	16	16	16

DATA SHEET SPECIFICATIONS FOR COMMERCIALLY AVAILABLE 16K MOS RAMs. All numbers pertain to fastest speed selection.

expensive than other forms of MOS RAM. For many applications, however, other forms of MOS RAM deserve consideration. All of the RAMs described below operate from a single +5 volt supply, compared to the +12, +5, and -5 volt supplies required by dynamic RAMs. All use static cells, eliminating the refresh cycles required by dynamic RAMs. These circuits are not multiplexed, simplifying system timing. These considerations make this group particularly attractive in small memory systems.

By using dynamic circuit techniques with a static (flip-flop) cell, low active power and even lower standby power can be achieved. Such 4K RAMs are now available with under 100 mW active power and under 10 mW standby power. Access times are similar to those of dynamic RAMs.

When access time is of paramount importance, static cells are used with static peripheral circuits. This permits access times of 50 nanoseconds or below at

active power levels of about 500 mW, and standby power of about 35 mW. Lower power versions are also available with longer access times.

For applications requiring extremely low power dissipation, complementary MOS RAMs are very attractive. These circuits are the most expensive of the group, but consume nanowatts to microwatts during standby and microwatts to milliwatts when active. They also tolerate extremely wide variations in power supply voltage, often from 3 to 15 volts.

CONCLUSION


Some of the dynamic MOS RAMs on the market today consume considerably less power than others. Some are considerably faster than others. But compared to other technologies, all of these parts represent very attractive building blocks for random access memory systems. The highest power 16K circuits only consume about 35 watts in a 256K work

x 32 bit per word system. The slowest circuits permit system access times faster than 500 nanoseconds.

The high storage density resulting from the use of small 16 pin packages, each containing 16K bits, is very important in the design of large memory systems. The combination of TTL compatibility of all inputs and outputs, and relatively straightforward timing requirements make these circuits equally attractive for small memory systems.

In systems requiring extremely fast access times, bipolar technology provides the best answer. In systems tolerant of relatively slow serial access rather than requiring fast random access, other technologies, including disc, CCD, or bubble memories are potentially less expensive than dynamic MOS. But for those applications requiring random access memory of low to moderate performance, the combination speed, power, density, reliability and cost of dynamic MOS memory just can't be matched by any other technology today.

CHIP PHOTOGRAPH OF MK4116
Figure 3



The column decoders are located with the sense amplifiers between the top and bottom halves of the memory array. The chip size of this 16K RAM is 122 mils x 227 mils.




AN IN-DEPTH LOOK AT MOSTEK'S HIGH PERFORMANCE MK4027

Application Note

The MK 4027, like its predecessor the MK 4096, is a 4096 word by 1 bit N-Channel MOS Random Access Memory circuit that is packaged in a standard 16-pin DTP. This small package size is the result of a unique multiplexing and latching technique for the address inputs which MOSTEK pioneered for its 4K RAM family. This innovative approach to dynamic RAM design has proven to be one of the most important semiconductor memory milestones in the past few years. With more than a dozen manufacturers having announced their intentions to produce equivalent circuits with identical pin configurations, the MOSTEK 16-pin 4K RAM family has become an industry standard.

The purpose of this application note is to acquaint the user with the MK 4027, and to provide a more complete and in-depth understanding of the circuit (and its use) than can be obtained from the data sheet alone. MOSTEK realizes that most experienced memory system designers go through a process of evaluating many potential memory devices and making a judgement as to which device is best for a particular application. MOSTEK also realizes that this evaluation process can be a very tedious and time consuming endeavor, especially if several potential candidates are to be evaluated. Therefore, the information presented in this application note is divided into major sections and presented in the order that MOSTEK has found to be most desirable in the typical evaluation process used by most designers.


Figure 1



BACKGROUND

The pin configuration for the 16-pin 4K RAM was originated by MOSTEK Corporation when the MK 4096 was announced in 1973. Basically, the 16 pin device is made possible by eliminating six of the twelve address inputs required to select one out of 4096 bit locations in the RAM. Addressing is accomplished by the external generation of negative going Row and Column Address Strobe signals (RAS and CAS) which latch incoming multiplexed addresses into the chip. This same addressing technique is carried over from the MK 4096 to the higher performance MK 4027.

PIN CONNECTIONS Figure 2



In addition to improved performance characteristics, the MK 4027 also incorporates several different and flexible operating modes and system-oriented features. These features include direct interfacing capability with TTL, low capacitance inputs and output, on-chip address and data registers, two methods of chip selection, simplified (RAS-only) refresh oper-

ation, and flexible column address timing to compensate for system timing skews. Also, the MK4027 offers a unique cycling operation called page-mode. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

Before delving into the more detailed aspects of the MK 4027, it is helpful to obtain a basic understanding of the internal circuit operation. Once a designer understands the fundamental operation of the MK 4027, it is much easier to see how and why the device operates with such improved performance over existing 4K dynamic RAM designs.


Much of the internal structure of the MK 4027 is made possible by state-of-the-art processing. The MK 4027 is fabricated with MOSTEK's ion-implanted N-Channel silicon gate (Poly I) process, whose basic steps are illustrated in figure 3. This process allows independent adjustment of gate and field oxide thresholds by ion-implantation (a technique introduced by MOSTEK in 1971), which maximizes performance, density, and reliability.

INTERNAL CIRCUIT OPERATION

The internal circuit operation of the MK 4027 is unlike any other 4K RAM in the industry. The MK 4027 utilizes a revolutionary new architecture for semiconductor memories. The circuit layout and design techniques incorporated within the MK 4027 are the main reasons for the increased performance capabilities and the additional system-oriented features. As an aid in understanding the operation of the MK 4027 refer to the block diagram in figure 4.

A major difference between the MK 4027 and most conventional RAMs is that the MK 4027 has

4027 PROCESS STEPS



only one internal decoder and only one set of input buffers for both the Row and Column addresses. This feature greatly reduces the active silicon area and input capacitance. Note also that the internal single transistor storage cell matrix is divided into two sections with the sense amplifiers and input/output circuitry located between the two. This type of sense amp configuration causes data stored in half of the memory to be inverted from the data stored in the opposite half. However, this inversion is completely invisible at the device terminals. The sense amplifiers incorporated within the MK 4027 are dynamic, balanced, differential sense amps which dissipate no D C or steady-state power. Furthermore, virtually all of the circuitry used in the MK 4027 is dynamic and consequently, most of the power dissipated by the MK 4027 is a function of operating frequency rather than active duty cycle.

MEMORY CYCLES


The MK 4027 will begin a memory cycle as soon as the Row Address Strobe (RAS) input is activated. This is done by changing the voltage potential at the RAS input from a high level to a low level. The first internal action that takes place is the conversion of the TTL-compatible RAS signal to the MOS (12 volt) level that is required within the chip. The internal amplifier that performs this conversion is, of necessity, powered up at all times. Therefore, the RAS input buffer always dissipates some D C power. The steady-state power dissipated by the RAS input buffer is the main component of the overall standby power.

After the Row strobe reaches the proper level internally, a series of internal clock edges are generated to perform special control functions. The first of these clocks serves as a signal to "trap" the first set of six addresses into the address input buffers. These input buffers then generate the address into both true and complement form in high level, as required by the decoder. The addresses are then decoded for selection of the proper row in the memory cell matrix. Also, as the selected row is enabled, a set of dummy cells are enabled on the opposite side of the sense amplifier from the selected Row. These dummy cells serve to establish the proper trip point or reference voltage as required by the sense amps to differentiate between a one level and a zero level when the selected cell is read. As the selected Row and dummy cells are enabled, the address input buffers are already being reset and precharged so that the column addresses can be multiplexed into the chip.

The last action initiated by the row clocks causes the data in all 64 cell locations in the selected Row to be latched into the sense amplifiers which, in turn, restore proper data back into the cells. (This action is known as refreshing.) The selected Row output from the decoder remains enabled as long as the Row Address Strobe (RAS) is at a logic 0 level.

The second chain of events within the MK 4027 memory cycle, assuming that RAS is active, occurs when the Column Address Strobe (CAS) is activated. As soon as the CAS is brought to logic 0 level, the output buffer is turned off and the output assumes the high impedance (open-circuit) state. If, at this time, the input circuitry is ready to process the column data, the low level CAS signal is converted to

MK 4027 FUNCTIONAL BLOCK DIAGRAM Figure 4



high level (12V) CAS. However, if the circuit is not yet ready to process column data, generation of the high level CAS signal is delayed. The internal mechanism for determining whether the MK 4027 is ready to process the column information is controlled by a signal from the row clock generator. This signal inhibits all column clocks until the sequence of row clocks has progressed to the appropriate time in the memory cycle. The internal "gating" of the RAS and CAS clocks has a very significant impact on external operation of the part. This is discussed in detail in a later section of this application note.


After CAS reaches the proper internal level, a series of clock edges are generated which operate in a similiar manner to the RAS clocks. In the case of CAS, however, the second rather than the first clock serves to "trap" the second set of six addresses into the address input buffers. These buffers again generate true and complement high level addresses as required by the decoder. Also, at this time the WRITE circuitry is enabled and the input/output data buses, which are routed through the center of the cell matrix, and the output buffer are all precharged to proper levels.

If the WRITE input is activated, a parallel series of clocks are enabled in addition to those enabled by the CAS circuitry alone. While the column addresses

are trapped into the address input buffers and converted into true and complement high-level addresses, the WRITE input is converted to a high-level clock and data is latched into the data input buffer where it is also converted to true and complement, high-level information. It should be pointed out that the CAS circuitry also enables the Chip Select (CS) input. The Chip Select input buffer is essentially the same type of circuit as an address input buffer, but, if the Chip Select input is not activated, the remaining series of CAS clocks are inhibited.

If, at this point in time, the chip has received a Row Address Strobe and a Column Address Strobe (with the Chip Select active), the chip will initiate either the Read or Write operation as indicated by the state of the WRITE input. The decoder selects the proper column by enabling the coupling transistors which connect the selected columns to the data input/data output differential bus pairs. During a read cycle, data is transferred from the selected sense lines to the I/O bus pairs. A write cycle will cause data to be transferred from the selected data I/O bus to the sense lines so that proper data is forced into the selected storage cell. After the correct data is present on the I/\bar{O} bus, the data output buffer is latched and the correct information is presented at the output of the chip. Once the output buffer is latched, the output is decoupled from the internal I/O bus.

FUNCTIONAL FLOW CHART Figure 5



After the chip has performed all the functions required for a read, write or refresh operation, it remains in a guiescent state until the input control clocks (RAS and CAS) are taken to the inactive (high) state. If RAS remains active and CAS is taken to the precharge (high) condition, the previously selected column will be turned off and the multiplexed portion of the address decoder will be reset and precharged, ready for a new CAS cycle. However, the previously selected row will remain enabled and the sense amps will retain the information read from that row. (This feature of the MK 4027 makes possible "pagemode" operation.) When RAS is terminated, the selected Row is turned off, the sense lines and the data I/0 buses are precharged and the dummy cells are reset. Also, the input buffers and decoders are reset and precharged, ready for a new RAS cycle. Deactivating RAS also forces CAS into the precharge condition internally, even though CAS may remain active at the input.

The internal workings of the MK 4027 can be best summarized by referring to the Functional Flow Chart in figure 5. From this brief outline of the internal operation of the device it is easy to see how the MK 4027 is capable of so many different and flexible timing modes. Besides the usual read, write, and read-modify-write cycles, the MK 4027 is also capable of "page-mode" cycles (very useful in Direct Memory Access operation) and "delayed-write" cycles (very useful in shift register applications.) While keeping in mind the internal structure of the MK 4027 it is now appropriate to delve into a more detailed discussion of the external characteristics and system implications of the MK 4027 memory device.

EXTERNAL DEVICE CHARACTERISTICS

ADDRESSING

As stated earlier, the 12 address bits required to decode one of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going, TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select ($\overline{ extsf{CS}}$) into the chip. Each of these clock signals, RAS and CAS, triggers off a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" features allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information. This results in a system limit of tRCD = tRAH + tT + tASC (tT = one transition time)

Note that CAS can be activated at any time after tRAH and it will have no affect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No

data storage or reading errors will result if CAS is applied to MK 4027 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time for CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

The significance of this "gated CAS" feature is that it allows a multiplexed circuit, such as the MK 4027, to be comparable in performance (access time) with non-multiplexed devices such as the 18-and 22-pin 4K RAMs. In essence, it allows the designer to compensate for system timing skews that may be encountered in the multiplexing operation when addressing the device. In the MK 4027, the "window" available for multiplexing from row address to column address information while still achieving minimum access time (tRAC) is a full 25% of access time.

MEMORY CYCLES

Once the MK 4027 is properly addressed, the device is capable of performing various types of memory cycles. Selection of the various cycles, whether read, write or some combination thereof, is controlled by a combination of CAS and WRITE, while RAS is active. Also, since Chip Select (CS) does not have to be valid until CAS, which is well into the memory cycle, it is possible to start a cycle before it is known which is the selected device.

Data is retrieved from the memory in a read-only cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of these signals (WRITE or CAS) to make its negative transition is the strobe for the Data-In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed in by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS goes low. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. Note that delaying WRITE until after the negative edge of CAS is termed a "read-write cycle" rather than read-modify-write. In a read-write cycle, it is not necessary to wait until data is valid at the output before the write operation is started. This feature is very useful when the MK 4027 is used in sequential memory applications or in systems that employ "interleaving techniques." However, if a true readmodify-write cycle is required (where the write operation occurs after read access), then WRITE can occur while RAS and CAS are still active and after tCAC.

To take full advantage of this CAS/WRITE signal relationship it is necessary for one to understand how the Data Out Latch is controlled. The most important fact to remember is that any change in the condition of the Data Out Latch is initiated by the CAS negative edge. The output buffer is not affected by memory cycles in which only the RAS signal is applied to the MK 4027. Whenever CAS makes a negative transition, the output will go unconditionally open-

circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, readmodify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which RAS is received, but no CAS, will not cause valid data to be affected. Conversely, the output will assume the open-circuited state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles if the chip is unselected. Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS (Ground) for a logic 0. The effective resistance to VCC (logic "1" state) is 420Ω maximum and $<100~\Omega$ typically. The resistance to VSS (logic "0" state) is 125Ω maximum and $<50~\Omega$ typically. The separate VCC pin allows the output buffer to be powered from the positive supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Specified on the MK 4027 data sheet are two electrical characteristics of the device which guarantee the appropriate state of the data output during a write cycle. These two specifications, RAS to WRITE delay (tRWD) and CAS to WRITE delay (tCWD) are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. The values listed in the "minimum" and "maximum"

THESE PARAMETERS APPLY TO ALL MK 4027 MEMORY CYCLES:

SYMBOL	DEFINITION
tRFSH	Maximum time that the device will retain stored data without being refreshed.
tRP	RAS precharge, or RAS inactive time of a cycle.
^t RCD	\overline{RAS} to \overline{CAS} lead time. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
^t ASR	Row address set-up time.
tRAH	Row address hold time.
tASC	Column address set-up time.
tCAH	Column address hold time.
^t CSH	Column address strobe hold time
^t AR	Column address hold time referenced to RAS.
tCSC	Chip select set-up time.
tСН	Chip select hold time.
tCHR	Chip select hold time referenced to RAS.
tCRP	CAS inactive to RAS active precharge time.
tOFF	Output buffer turn-off delay.
tRAS	RAS pulse width or active time.
tCAS	CAS pulse width or active time.
^t RAC	Access time from RAS falling edge.
tCAC	Access time from CAS falling edge.
tŢ	Transition time (rise and fall). Transition times are measured between VIHC or VIH and VIL. VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals.
	X-14

columns should be inserted as terms in the following equations:


- 1. If $t_{CWD} + t_T \le t_{CWD}$ (min), the data out latch will contain the data written into the selected cell.
- If tCWD ≥ tCWD (max) + tT and tRWD ≥ tRWD (max) + tT, the data out latch will contain the data read from the selected cell.

3. If tCWD does not meet the above constraints then the data out latch will contain indeterminate data at access time.

The following diagrams are representations of the MK 4027 timing waveforms for read, write and delayed-write or read-modify-write cycles. A list of the timing parameters associated with each cycle is also included.


READ CYCLE

Figure 6



READ CYCLE ONLY


tRC	Random read or write cycle time. tRC (min) ≥ tT + tRAS + tT + tRP.
tRCS	Read command set-up time.
tRCH	Read command hold time.
tACC*	Device access time, tACC, is the longer of two calculated intervals: 1. tACC = tRAC, or
	2. tACC = t _{RCD} + t _T + t _{CAC} * This parameter is not shown in the timing waveforms.



WRITE CYCLE ONLY

tRC	Random read or write cycle time. t_{RC} (min) $\geq t_{T} + t_{RAS} + t_{T} + t_{RP}$.
tWCH	Write command hold time referenced to $\overline{\text{CAS}}$.
tWCR	Write command hold time referenced to \overline{RAS} .
tWP	Write command pulse width.
tRWL	Write command to RAS lead time.
tCWL	Write command to CAS lead time.
tDS	Data In set-up time (referenced to \overline{CAS}).
tDH	Data In hold time (referenced to \overline{CAS})
tDHR	Data In hold time (referenced to RAS)


READ - WRITE / READ - MODIFY - WRITE CYCLE Figure 8




READ/WRITE CYCLE

tRWC	Read-write or "delayed write" cycle time. tRWC (min) \geq tT + tRCD + tT + TCWD + tRWL + tT + tRP. This is the minimum time to insure that both a read and write operation will occur at the same address in a single memory cycle.
tRCS	Read command set-up time.
twp	Write command pulse width.
tRWD	RAS to WRITE delay.
tCMD	CAS to WRITE delay.
tRWL	Write command to RAS lead time.
tCWL	Write command to CAS lead time.
tDS	Data In set-up time (referenced to WRITE).
tDH	Data In hold time (referenced to WRITE).

PAGE MODE READ CYCLE Figure 9



PAGE MODE WRITE CYCLE



PAGE MODE

Keeping in mind the above mentioned cycle operations, it is now appropriate to introduce another category of memory cycles. The "page-mode" operation allows for successive memory operations at multiple column locations at the same row address with increased speed and with decreased power. This is done by strobing the row address into the chip and keeping the RAS signal active (at a logic 0) throughout all successive memory cycles in which the row address is common. This "page-mode" operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. Every type of cycle-read, write, read-modify-write and delayedwrite cycles-can all be performed in the page mode. Also, the chip select (CS) is operative in page mode just as in normal cycles. It is not necessary that the chip be selected during the first cycle for subsequent cycles to be selected properly in a page operation. Likewise, the CS input can be used to select or disable any cycle (s) in a series of "page" cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.

The addition of page mode to the MK 4027's repertoire of features adds only two additional constraints to the timing parameters mentioned earlier. The first constraint is that the length of time that a single chip can remain in the page mode is limited to the maximum RAS pulse width (track) as specified on the data sheet. Second, the CAS precharge time (tCP), or the time from the positive edge of CAS in one page cycle to the negative edge of CAS in subsequent page cycles must be obeyed.

The following timing waveforms illustrate the page mode operation. Note that the page-mode write cycle depicts the Data In set-up and hold times referenced to WRITE rather than CAS. Once again, this is to illustrate the flexibility of the write cycle operation. Page-mode operation is particularly useful in transferring large blocks of data into or out of memory.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. Therefore, data from the previous cycle will remain valid throughout the refresh cycle. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. The output buffer will regain activity with the first cycle in which CAS is applied to the chip.

The following diagram illustrates the "RAS-only" refresh cycle:

POWER DISSIPATION

The worst case power dissipation of the MK 4027, continuously operating at the fastest cycle rate, is the sum of [VDD (max) X IDD (max) plus VBB (max) X IBB (max)], where maximum currents are the maximum currents averaged over one memory cycle. The worst case power for the MK 4027 with a cycle rate of 375 nanoseconds is less than 470mW, while the typical power is 170 mW at a 1 µs cycle time.


Typical power supply current waveforms for various types of memory cycles are shown in figure 12. From this picture it is easy to see that most of the power drawn by the MK 4027 is the result of an address strobe charging the capacitances of various internal circuit nodes.

Note also that there is very small DC component in the current waveforms, independent of how long the address strobes remain active. This is because most of the circuitry in the MK 4027 is dynamic, with the exception of the RAS input buffer.

The first portion of the current waveforms illustrates a normal RAS/CAS memory cycle. As expected, the IDD waveform has three major current peaks above ground level. These occur when RAS goes active, then when CAS internally goes active, and finally when both RAS and CAS go back into precharge. On the other hand, both positive and negative current transients are associated with IBB. This results in peak currents that can be two to four orders of magnitude higher than the average D C value.

The second cycle is representative of a page-mode cycle in which CAS is completely enveloped by RAS.





Note that delaying CAS until well after RAS goes negative demonstrates the relative contributions of RAS and CAS to total power. This type of cycle operation has the effect of reducing the peak current associated with RAS and CAS going into precharge simultaneously. Instead, two smaller current spikes are generated, each coinciding with the separate termination of CAS and RAS. From the current waveform it is clear that approximately 60% of all active power is due to RAS and only about 40% of all active power is due to CAS. Thus, even with increased frequency, the maximum power dissipated in a page-mode operation is less than that in a normal cycle.

The third cycle is a "RAS-only" cycle which can be used for the refresh operation. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS cycle.

TESTING THE MK 4027 MEMORY DEVICE

Production testing of each MK 4027 memory device begins early in the process of every MK 4027 wafer. Once a wafer is processed, each individual die on that wafer is subjected to probe testing. This is where each die is probed and tested for functionality, leakage and continuity. All die that pass this test are then packaged and subjected to further Quality Assurance Processing.

The next barrage of tests include the following:

100% Pre-burn testing at high temperature (for function, leakage, and continuity)

100% Temperature Cycling-screened to 10 cycles, -65° C to $+150^{\circ}$ C

100% Centrifuge - screened to insure positive die and bond attachment


100% Dynamic Burn-In - each device is operated at conditions well beyond data sheet limits for many hours to insure that only quality devices reach the end user.

All MK 4027 devices that pass the previous tests are then final tested for customer use. At final test, all devices are tested at high temperature, to all data sheet AC and DC specifications with wide guardbands. This type of Quality Assurance Processing and Testing insures that not only does every MK 4027 perform well within the established data sheet limits, but also exhibits the quality and reliability standards necessary for today's (and tomorrow's) data processing applications.

Thorough testing of every MK 4027 is performed on what MOSTEK calls "MASTER TESTERS." These machines incorporate a very versatile pattern generator made by Computest and a very sophisticated parametric measurement unit (PMU) and clock section that was conceived and constructed by MOSTEK Test Equipment design engineers. This combination of purchased and custom designed hardware is controlled by a PDP-11 minicomputer. These MASTER

TESTERS are used not only in production testing but also in the engineering characterization of the MK 4027. This permits excellent correlation between characterization and production testing on the device. The test equipment is also used as an analysis tool in

RAS / CAS CYCLE - LONG RAS / CAS CYCLE - RAS ONLY CYCLE Figure 12





MOSTEK's 4K testing area.


the "continuing engineering" phase of MK 4027 production.

Establishing one's own incoming inspection and testing procedures for a device as complicated as a 4K dynamic RAM is one of the most important and critical procedures in any production program. Usually the effectiveness of the screening procedure may not be known until several assembled systems have been field tested for several months. Therefore, it is important that proper screening procedures are employed early in any production program.

Many times, in establishing electrical end-point tests, it is necessary to know the proper external addressing sequence to insure sequential addressing within a memory device. The internal address bit map of the MK 4027 is arranged in a somewhat unusual fashion to keep the chip size to a minimum. Therefore, sequentially addressing the MK 4027 cannot be done with a straight binary count without the

circuitry shown below. Note that this is for testing purposes only and is certainly not required or recommended for system use.

MK 4027 ADDRESS INTERPOLATION Figure 13



Also, since the sense amplifiers within the MK4027 are located in the center of the memory matrix, data stored in half of the memory will be inverted from the data presented at the input pin. Once again, this inversion is completely transparent to the user (i.e., data stored in the memory as a "1" or "0" at the input will, when subsequently accessed, appear as a "1" or "0" respectively at the output). However, if one wishes to determine the polarity of data stored in the memory, refer to the following chart.

ROW ADDRESS A ₅	DATA STORED
0	inverted data true data
•	i liue data



COMPATIBLE MK4027 AND MK4116 MEMORY SYSTEM DESIGNS

Application Note


INTRODUCTION

Memory Systems design is very much like any other interface design. It requires knowledge of the system being interfaced to and also an in-depth knowledge of the resource being interfaced. This in-depth knowledge must include the functional and electrical characteristics of the device as well as power requirement, noise sensitivities and driver requirements. This application note will attempt to cover all of the areas that are relevant to designing a memory system using the MK4027 or the MK4116. The discussion centers around a memory board that was designed for the LSI-11* microcomputer. Many of the techniques and methods used in this design can be applied to almost any other memory system design.

THE LSI-11*BUS


The LSI-11* microcomputer bus is used for all data transfers within the system. It has four types of cycles that are of significance to the memory system: read, write, read-modify-write and refresh. The timing for each of these cycles as seen from the interface side of the bus receivers is given in Figs. 1, 2, and 3. Since the memory can never institute a bus cycle it is always a slave device. As can be seen from the timing diagrams, all cycles are interlocked asynchronous. The bus cycles have three phases: device selection, transfer initiation and transfer termination. Device selection (either memory or peripheral) is accomplished by the bus master placing the device address on the multiplexed addressdata lines. After allowing time for bus delays, driverreceiver skews and address decode the bus master sends SYNC to signal that a transfer will take place between the bus master and the addressed device. The type of cycle is identified by the state of the WTBT and the REF lines. Transfer initiation occurs when the bus master asserts DIN or DOUT. DIN and DOUT are used to control the direction of data flow. DIN causes the flow to be from slave to master (read cycle) and DOUT from master to slave(write cycle). Transfer termination is caused by the addressed device (slave) asserting RPLY. This indicates to the master that the read data is available on the address/data lines or that the write data has been received by the slave. In response to RPLY the bus master drops DIN or DOUT and the slave in turn drops RPLY. For a read-modifywrite cycle the DIN-RPLY sequence is followed by a DOUT-RPLY sequence. This allows read-modify-write to be done with only one address assertion. The LSI-11*also has a protocol to allow for refresh of dynamic RAMs. Refresh is normally done under control of the LSI-11*microcode. A refresh cycle consists of a DIN-RPLY sequence with RFSH active. During a refresh cycle no data is transferred and only A1-A6 have any significance. These addresses are used to indicate which row of a dynamic RAM is to be refreshed. Sixty-four refresh cycles are generated in a burst every 1.6ms.

READ (REFRESH) CYCLE TIMING



WRITE CYCLE TIMING

READ MODIFY WRITE CYCLE TIMING



*LSI 11 is a trademark of Digital Equipment Corporation

There are several points about the bus timing that should be mentioned in passing as they will influence some of the decisions made later. Since the transfers on the bus are asynchronous the memory does not have to respond in a fixed period of time. This is unlike many other microprocessors that favor synchronous transfers. Another point that should be made is that the cycle time requirements for the memory are not very stringent. In fact, the absolute minimum cycle time with a Øns access memory is over 800 ns. This leaves quite a bit of 'dead' time in the cycle as far as the memory is concerned.

The final point is that logically there is no difference between transfers between the CPU and memory, or CPU and peripheral. Usually, the upper 4K words of the 32K word address space is reserved for peripheral addresses. When an address within the range is placed on the bus, BS7 is asserted to flag the address as being within the 4K I/O page. There is, however, no reason why the memory cannot be made to respond to some of the addresses in the I/O page as long as it does not conflict with peripheral addresses.

MK4027 FUNCTIONAL DESCRIPTION

Addressing

The 12 address bits required to decode 1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (\overline{RAS}), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The internal circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip before it is actually required. Because of this, the hold time requirements for the input signals associated with the Column Address Strobe are also referenced to RAS. However, this gated CAS feature allows the system designer to compensate for timing skews that may be encountered in the multiplexing operation. Since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time.

Data Input/Output

Data to be written into a selected cell is <u>latched</u> into an <u>on-chip</u> register by a combination of WRITE and <u>CAS</u> while <u>RAS</u> is active. The later of the signals (WRITE or <u>CAS</u>) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the <u>WRITE</u> input is brought low prior to <u>CAS</u>, the Data In is strobed by <u>CAS</u>, and the set-up

and hold times are referenced to \overline{CAS} . If the data input is not available at \overline{CAS} time or if it is desired that the cycle be a read-write cycle, the \overline{WRITE} signal must be delayed until after \overline{CAS} . In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of \overline{WRITE} rather than to \overline{CAS} . Note that if the chip is unselected (\overline{CS} high at \overline{CAS} time) \overline{WRITE} commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

Data Output Latch

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4027. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The output resistance to V_{CC} (logic 1 state) is 420 Ω maximum and 135 Ω typically. The output resistance to V_{SS} (logic 0 state) is 125 Ω maximum and 35 Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Refresh

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If, during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RASonly" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open circuit. The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

Power Dissipation/Standby Mode

Most of the circuitry in the MK 4027 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 170mW at 1 μ sec cycle rate for the MK 4027 with a worse case power of less than 470mW at 320 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0.

The chips that receive a \overline{CAS} but no \overline{RAS} will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the \overline{CS} input of all chips must be high or the \overline{CAS} input must be held high to prevent several "wire-OR'd" outputs from turning on with opposing force. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal $\overline{RAS}/\overline{CAS}$ memory cycle.

Page Mode Operation

The "Page Mode" feature of the MK 4027 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by

strobing the row address into the chip and keeping the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common.

This "page mode" of operation will not dissipate the power associated with the negative going edge of \overline{RAS} Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (\overline{CS}) is operative in page mode cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in a sequence of page cycles. Likewise, the \overline{CS} input can be used to select or disable any cycle(s) in a series of page cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying \overline{RAS} to multiple 4K memory blocks and decoding \overline{CS} to select the proper block.

MK4116 FUNCTIONAL DESCRIPTION Addressing

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4116 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tCAC) rather than from $\overline{\text{RAS}}$ (tRAC), and access time from $\overline{\text{RAS}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

Data Input/Output

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (Din register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the Din is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature. Din is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows Din referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

Data Output Control

The normal condition of the Data Output (Dout) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime \overline{CAS} is at a high level, the Dout pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. Dout will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until $\overline{\text{CAS}}$ is taken to the precharge (logic 1) state, whether or not $\overline{\text{RAS}}$ goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the Dout pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can

remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then Din can be connected directly to Dout for a common I/O data bus.

Data Output Control— Dout will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection— Since Dout is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X, Y) chip select array can be realized.

Extended Page Boundary— Page-mode operation allows for successive memory cycles at multiple column <u>locations</u> of the same row address. By decoding <u>CAS</u> as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

Output Interface Characteristics

The three state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The effective resistance to V_{CC} (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to V_{SS} (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the $\overline{\rm RAS}$ timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Page Mode Operation

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address

is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

Refresh

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification called out in the MK4116 data sheet.

Power Considerations

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle. This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the I_{DD1} (max) spec limit curve illustrated in Figure 4. NOTE: The MK 4116 family is guaranteed to have a maximum I_{DD1} requirement of 35mA @ 375ns

cycle with an ambient temperature range from 0° to 70° C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum I_{DD1} requirement of under 20mA with an ambient temperature range from 0° to 70° C.




Fig. 4 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation-IDD1 (max) mA = 10 + 9.4 x cycle rate [MHz] for ·2/3 only I_{DD1} (max) mA = 10 + 8.0 x cycle rate [MHz] for ·1 only

It is possible to operate certain versions of the MK 4116 family (the -2 and -3 speed selections for example) at frequencies higher than 2.66 MHz (375ns cycle), provided all AC operating parameters are met. Operation at shorter cycle times (< 375ns) results in higher power dissipation and, therefore, a reduction in ambient temperature is required.

Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

TERMINAL CHARACTERISTICS OF THE MK4027 AND MK4116

Inputs

Addresses, Chip Select and Din — The address, Din and \overline{CS} input circuitry for the MK4027 and MK4116 is shown in Fig. 5. This particular input circuit has some characteristics that make it particularly useful for the address and data inputs. First of all, it has a low input capacitance which is very important in

large arrays of memory chips where it is desirable to tie many address inputs together and to drive them with a single buffer. This circuit also allows the address hold time for row addresses to be very short. This makes the available 'window' for address multiplexing as wide as possible.

Clocks - The RAS, CAS, and WRITE inputs are basically MOS inverter stages. (Fig 6) The RAS input buffer is always active (the depletion load on the inverter is always supplying current to the inverter) because the device must always be able to respond to RAS transitions. The RAS input buffer accounts for the vast majority of the 1.5 ma of standby current on VDD. The CAS and WRITE buffers differ from the RAS buffer in that the load device is clocked. When the memory is in standby (RAS high), the CAS and WRITE buffers load device is turned off. The input capacitance of the RAS, CAS, and WRITE buffers is fairly high (10pf) in comparison to the address inputs. This is because the input transistors are comparatively large since they have to have good current handling capability and also because of "Miller" effects during input transitions. In most cases this higher input capacitance is not a problem because the number of devices on each RAS or CAS buffer is small when compared to the number of devices on each address buffer.




Figure 5: ADDRESS AND DATA INPUTS




Figure 6: CLOCK INPUT CIRCUIT

MK4116 AND MK4027 COMPATIBLE DESIGNS

Because of their similarities it is very easy to design a memory system that will accommodate either the MK4027 or the MK4116. This is often a very desirable goal because it allows the memory system to be tailored to meet a wide range of overall system requirements. There are some differences however, between the MK4027 and MK4116 that require special consideration.

Refresh And Dout Interaction

In many systems that use transparent refresh, such as this *LSI-11 memory system, it is required that refresh take place immediately after a memory read or write cycle. If refresh takes place after a read cycle it may be required that the read data be held while refresh takes place. The only way to accomplish this in a compatible design is by adding data latches. The MK4027 will, in fact, work without latches if "RAS only" refresh is used. The MK4116, however, requires that CAS be held low to maintain the output data which means that no cycle may start while the data is being held.

Address Multiplexing

The differing address requirements for the MK4027 and MK4116 can be accommodated without jumpers. Fig. 7 shows a multiplexing scheme that uses the 'extra' multiplexer in a 74S158 to supply an inverted address to half the memory. When row addresses are selected two of the multiplexor outputs contain the same address data. The MK4027 will ignore this address data because it is applied to the CS input which is a 'don't care' at RAS time. The MK4116, however sees this input as another address and will strobe it in at RAS time. When column addresses are selected the extra multiplexor contains a complement address. The MK4027 uses this input as a \overline{CS} input and the MK4116 uses it as another column address. Two high order addresses are used such that they are part of the RAS decode for the MK4027 but are not terms in the RAS decode for the MK4116. The net effect is that for the MK4027 half the chips will receive \overline{CS} and only one selected row will receive RAS. For the MK4116 the column data on half the rows will be reversed around A6.

Generating The Memory Timing

The timing generator for the *LSI-11 memory system has many responsibilities. It must provide the row address hold time (t_{RAH}) , it must generate the multiplexing control signal, it must provide column address setup time, it must generate a column address strobe delay, it must generate a valid data or end of write signal, and must provide the necessary precharge interval (T_{RP}) .

Any number of methods may be used to generate this timing such as an oscillator driving a counter or a shift register; or a series of one-shots. However, each of these methods has a number of problems. The oscillator is necessarily asynchronous to cycle initiation and the cycle startup problems are acute. The one-shot approach simply cannot be made accurate when short delays are required. The simplest and most reliable solution to generating the necessary timing edges is to use a delay line.

The timing and control logic is shown in Fig. 8 All cycle timing is derived from the delay line. The input to the delay line is a low going signal that propagates to the end of the line and resets the input such that the new memory cycle can be initiated whenever the output of the line returns high.

The delay line shown has a 200 ns total delay with 5 taps at 40 ns intervals. This line was chosen because it was a standard 'off the shelf' item and was adequate for prototyping. The delay line timing and resulting system timing for read and write cycles is shown in figs. 9 and 10.

The synchronous refresh timing is similar to the read cycle timing but the asynchronous refresh (fig. 11) cycle has some interesting features. When the refresh interval timer indicates that a refresh should occur all further external cycles are inhibited from starting. After a 50ns delay if no cycle is in progress the address multiplexor can be switched to select the refresh addresses from the refresh address counter. After an additional 50ns delay to allow refresh addresses to stabilize, the cycle is started and proceeds much like any other cycle except no RPLY is generated and CAS is inhibited.




FIG. 7 MEMORY ADDRESS DECODING LOGIC




FIG. 8 MEMORY TIMING AND CONTROL LOGIC




FIG. 9 READ CYCLE TIMING




FIG. 10 WRITE CYCLE TIMING




FIG. 11 INTERNAL REFRESH CYCLE TIMING

Refresh Techniques

In most memory systems it is difficult to guarantee that the normal order of events will cause all the rows within a memory to be accessed within the specified refresh interval. For this reason, most dynamic memory systems have special circuitry that will cause extra memory cycles in an ordered manner such that all rows of memory devices are accessed within the 2 ms interval.

There are three commonly used techniques for introducing these extra memory refresh cycles. The first is in a "burst" where all normal memory accesses are inhibited for a fixed period of time while all rows are accessed. The second is "cycle stealing" where single memory cycles are periodically stolen from the CPU in order to refresh a single row. The third and most common is "transparent" where refresh cycles are periodically generated for refresh but they are introduced at a time when the memory is not being accessed and thus they are transparent to the CPU (i.e. the CPU is not affected by refresh).

The *LSI-11 microcode has provisions for performing "burst" refresh and the memory system described here will respond to the "burst" refresh from the LSI-11.* In addition, this memory system also has provisions for "transparent" refresh so that the "burst" refresh on the LSI-11*can be disabled for enhanced real-time system response.

The LSI-11' generates 64 cycles for refresh of 4K dynamic RAMs. The MK4116 requires 128 cycles for refresh. Instead of trying to do two refresh cycles for each synchronous refresh request, the distributed refresh is allowed to run even in the burst mode when the board is populated with MK4116's. Thus, 64 refresh cycles are provided by the LSI-11* and 64 cycles are generated by the on-board refresh running at half speed. In order to eliminate addressing problems the on-board refresh counter is used for all refresh cycles.

Synchronous and Asynchronous Refresh

One of the most important factors in a dynamic memory design is deciding whether the memory refresh will be synchronous or asynchronous. For synchronous refresh, the designer can use some system event (clock) to trigger refresh. In the asynchronous system the designer must provide for a local event to trigger the refresh. With an asynchronous refresh there will usually be cases when a system memory request and local refresh request occur simultaneously. To provide for such circumstances, some arbitration scheme must be present on

the asychronously refreshed memory. Extreme care must be taken in the design of the arbitration logic because if it does not contain adequate safequards the memory system can (and will) malfunction causing some rather interesting and impossible to duplicate errors. Because of the inherent difficulties of asynchronous refresh it should be used only as a last resort. This is probably why DEC included the refresh microcode in the LSI-11*to allow refresh to be system synchronous.

The arbitration logic for this memory system is shown in Fig. 8. For normal read or write cycles, without refresh interference, the and-or-invert (AOI) sets the cycle start latch which feeds the delay line generating the memory timing signals. When an asynchronous refresh must take place the INTERNAL REFRESH REQUEST signal inhibits any bus requested cycles (read, or write) from setting the cycle start latch. After a short delay the output of the cycle start latched is sampled and if no cycle is in progress the address multiplexer is switched to select the refresh addresses and the refresh cycle is allowed to start. In the event of the refresh request overriding the read/write requests, the output of the AOI might not allow the cycle start latch to set properly and a timing glitch could propagate through the delay line. To prevent such a catastrophic event, the output of the open collector AOI gate has an RC delay that serves to stretch any low going pulse making it wide enough to insure proper setting of the latch.

The refresh enable has an alternate path that bypasses the arbitration delay. This is used for synchronous refresh cycles that are generated by the LSI-11.* The arbitration can be bypassed because it is possible to merge the synchronous refresh requests and not cause a conflict with a normal cycle.

DRIVING MOS WITH TTL

Driver Characteristics

For the Schottky devices the important parameters are the output impedance in the high and low level output state and the rise and fall time of the signal. The worst case high level output impedance can be calculated by using the IOS values for the device and observing that the voltage across the current limiting resistor in the Schottky output stage is given by:

 $V=V_{CC}-2V_{BE}+V_{D}$

The larger the voltage across the resistor the higher its resistance, so by assuming a small value for V_{BE} (0.65V) and a large value for the drop across the Schottky diode in the driver (0.6V), a safe worst case number can be calculated.

For the low level output impedance the low level output current (I_{OL}) and low level output voltage (V_{OL}) can be used. Assuming a small value for the low level open circuit output voltage (V_{OLO}) of about 0.2 volts the output impedance can be estimated by:

$$R_{0L} = \frac{V_{0L} - V_{0LO}}{I_{0L}}$$

Calculations for the 74S04 give a worst case output impedance of about 114 Ω in the high level state and about 15 Ω in the low level state. The 74S04 has a worst case high level output impedance of about 89 Ω and a worst case low level impedance of about 5 Ω . The values for the 74S04 can be used for most Schottky TTL functions because the output structures are similar.

Line Termination

It is not obvious that line termination is necessary, but it is. If no termination is used, a low going signal will be injected into the line having an amplitude that can be calculated by dividing the signal swing between the source impedance and the characteristic impedance of the line. For a 3 volt negative signal swing from a 75S37 into a 50Ω line the transmitted signal will have an amplitude of 2.7 volts. This signal will propagate to the end of the line, be 100% reflected at the end of the line and return to the driver. At the driver the signal will reflect about 80% and 180° out of phase. In the case where the fall time of the signal is shorter than the two way propagation delay of the line the resulting reflection from the driver will cause the signal to swing positive at the end of the line to about 2.0 volts. This amount of ringing obviously cannot be tolerated so some types of termination must be used.

Termination of the line at the 'receiving' end is one method that is often used in TTL transmission line systems.. This type of termination has several drawbacks. If a simple pullup resistor to +5 volts is used, the low level DC current through a resistor with a resistance equal to the impedance of the line will in most cases consume almost all of the drive capability of the bus driver. Even if the line impedance is as high as 200Ω the logic 'O' level current through a $200\ \Omega$ resistor would be $25\ \text{mA}$.

When considering termination of lines in a memory array it becomes very impractical to use receiving end termination. If terminating pairs were used the driver would have to be capable of sinking about 30 mA for each terminated line because of the low impedance of signal lines in a memory array.

The best choice for line termination is to use a series resistor at the driver. This approach is not practical when driving TTL loads because the III current causes a loss of logic '0' level, MOS loads however, have such small current requirements that this is not a problem. A series resistor of 100Ω with 100 MOS loads would produce only 0.1 volt of signal level loss. Series damping has an additional advantage over parallel termination in that it draws no DC supply current. For proper termination of the line it is necessary to match the low level source impedance of the driver to the impedance of the line being driven. This reduces ringing in the low level where the margins are most critical. In cases where multiple lines are being driven by the driver, the parallel combination of the lines should be used for the line impedance and the series resistor chosen accordingly. In practice, the resistor value is best chosen empirically. The board should be designed to accommodate the resistors and then different values tried on a prototype. The waveform with the ideal resistor will be slightly underdamped.

DELAY TIME CALCULATIONS

The switching delays for TTL devices driving capacitive loads such as memory signal lines can best be estimated by using the equation for the charge time of an RC circuit. R will be the maximum output impedance of the gate plus the series damping resistance, and C is the sum of the capacitances of the inputs being driven plus the capacitance of the board. When calculating the capacitance of the line the data sheet typical values for capacitance should be used rather than the maximums. This is because high input capacitance is not a function of the wafer lot, and the probability of having mostly worst case capacitance on the same signal line is very very small.

The equation for the maximum rise time is:

$$t_r = -RC \ln \frac{3.85V - V_{IH}}{3.85V - 0.2V} = -RC \ln \frac{3.85V - V_{IH}}{3.65V}$$

V_{IH} = 2.2 volts for addresses on 4027

VIH = 2.4 volts for addresses on 4116 and clocks on 4027

VIH = 2.7 volts for clocks on 4116 The fall time is:

$$t_f = -RC \ln \frac{.8}{3.95} = 1.6RC$$

SIGNAL	VIH	DRIVER	SERIES RESISTOR	LOADS/ LINE	LOAD CAPACITANCE	^t pLH	^t pHL
4027 CLOCKS	2.4	74537	22 Ω	16	148pF	15ns	6.5ns
4116 CLOCKS	2.7	74\$37	22 Ω	16	148pF	19ns	6.5ns
4027 ADDRESSES	2.2	74537	22 Ω	32	169pF	18ns	10ns
4116 ADDRESSES	2.4	74504	22 Ω	32	168pF	21ns	10ns

Table 1 Calculated Propagation Delays for Memory Signal Buffers


Power Distribution and Decoupling

The layout for dynamic memories is of special importance. Layout techniques that have been used successfully in the past for older generation MOS memories are simply inadequate for current state-of-the-art memories such as the MK4027 and MK4116. The newer devices have shallow diffusions that make possible fast memory devices but the shallow diffusions and fast switching speeds create larger current transients with higher frequency components than did the older designs. (Fig. 12) In order to tame these current transients and prevent them from generating voltage spikes that can cause loss of data and 'soft' errors every effort must be made to minimize the impedance in the decoupling path for the device.

The decoupling path is the trace distance from a power pin through a decoupling capacitor and to package ground. The impedance of this path is determined by the line inductance and the series impedance of the decoupling capacitor. Because the current transients on the MK4027 and MK4116 have significant harmonic content up to 100MHz the line inductance is one of the most critical factors. The line inductance can be minimized either by providing a power plane or by griding the power. In order to increase the effectiveness of the grided power, decoupling capacitors should be placed judiciously. A capacitor placement that has shown to be very effective is shown in Fig. 13, V_{DD} and V_{BB} are decoupled at every other chip with 0.1μ F capacitors such that the decoupling creates a 'checkerboard' pattern. This particular pattern was used on the LSI-11* memory board and measurements of the V_{DD} noise with a differential probe showed that the noise was below 400 mV peak-to-peak.



FIG. 12 CURRENT WAVEFORMS FOR MK4116



While the 0.1 μ F decoupling capacitors are more than adequate for suppression of transients some larger bulk capacitors should be used to provide enough energy storage to prevent supply droop. The long term (cycle time) current requirements of the MK4027 and MK4116 are fairly low at 35 mA max. Assuming 64 memory devices all cycling at the maximum rate of 375 ns with 120 ns of precharge only 8.4 μ F of capacitance is required to keep the voltage drop below .1 volts. As with the high frequency decoupling it is good practice to distribute the bulk capacitance around the storage matrix to minimize the effects of the inductive and resistive voltage drops.

Decoupling of the V_{CC} (+5) supply is fairly noncritical. In most cases only one row of memory devices is accessed at a time. The V_{CC} supply, therefore only needs to provide enough current to charge one Dout line for each column of memories. The V_{CC} decoupling capacitors (0.1 μ F) were placed at the top and bottom of each column of memories. The V_{CC} voltage at each device was measured when a data '1' was being read. The drop in V_{CC} was less than 300 mV. Calculations of the resultant rise time indicate that a 300 mV decrease in V_{CC} would cause less than a 10% increase in output rise time at V_{CC} =4.75 volts.

Bulk decoupling of the V_{CC} supply is usually not required in the memory. The DC current loading of the V_{CC} supply is dependent on the TTL loading and is usually quite small (less than 1mA for each 8 bits in the output word). The bulk decoupling, therefore, can be provided by the bulk capacitance used for the TTL.

The other performance advantages of griding the power are the crosstalk between signal lines is decreased because of the close proximity of ground; and ground voltage differentials between the TTL drivers and the memory devices is reduced enhancing the noise immunity to switching transients from the TTL devices.

Most of the layout techniques used in the memory array should be extended to the TTL circuitry on all boards. Ground should be grided where-ever possible. The decoupling paths should be kept as short as possible. Board ground should connect to backplane ground at as many points as possible.




FIG. 14

Decoupling Currents With Grided Power And

Checkerboard Decoupling

Signal Lines

Routing of the signal lines within the memory matrix is fairly straight forward. Address and clock lines can be daisy chained along each row and cause no crosstalk problems when a good ground mesh is employed. In cases where multiple rows of chips are driven by the same TTL buffer the lines should be vertically bused outside the memory and tapped for each horizontal row of chips. The lines should in no case be snaked through the memory. Snaked lines are more susceptible to externally induced noise and crosstalk because of the longer path to the signal source.

Naturally, all lines should be kept as short as possible. This implies that the signal drivers and receivers should be physically close to the memory array. In cases where there are a large number of memory chips in each row the address drivers should be placed in the center of the array. (Fig. 16) If the RAS and CAS buffers drive one row of memory chips each can be placed either in the center of the array or on the side of the array. If the drivers will not fit in the middle of the matrix, they may be placed below the matrix. The signal lines would then be routed vertically and 'T'd' for each horizontal connection. In such cases, it is recommended that each stub be the signal edges caused by mismatched stubs.

MISCELLANEOUS POWER CONSIDERATIONS

Power Sequencing

The data sheets for the MK4027 and MK4116 state that no special power sequencing is required for proper device operation. This does not mean that the power sequencing should be ignored. In many systems the power supply lines exhibit overshoot on power up. This can cause V_{DD} at the memory to exceed data sheet limits for a short period of time. If V_{BB} is not applied when V_{DD} overshoots, breakdown can occur and destroy the memory. If a system does have this overshoot, sequencing the supplies so that V_{BB} is applied first will provide extra margin and help prevent device destruction.

The data sheet specified that V_{BB} should not be allowed to go positive with respect to ANY other input. If it does, injection currents can occur and cause loss of functionality. Special precautions should be taken in the V_{BB} power distribution to prevent this occurance. A high current Schottky diode from V_{BB} to ground can protect against many of the hazards such as an open V_{BB} supply or a momentary short to a signal or power line. Note that the layout in Fig. 15 has the V_{BB} run next to ground in the memory array. This will help reduce the chance of memory damage should a screwdriver or scope probe get loose in the system.




FIG. 15 SUGGESTED P.C. LAYOUT FOR MK4027 OR MK4116




FIG. 16 TYPICAL PLACEMENT FOR DRIVERS WITHIN MEMORY MATRIX

Power Calculations

Calculation of the $V_{\mbox{DD}}$ supply current involves a fairly simple averaging procedure. The active refresh and standby currents are averaged over any given time period and multiplied times the maximum supply voltage to give the maximum power dissipation. The equation for the maximum average $I_{\mbox{DD}}$ is given by:

 $I_{DD_{AVE}} = [n_{ACC} \times c_{ACC} [10mA (t_{RAS} + 120ns) +$

9.4mA x 10^{-6} s] + n_{REF} x c_{REF} [10mA (t_{RRAS} +

120ns) + 6.5mA × 10^{-6} s]+ I_{DD2} [n_{TOTAL} × 1s - n_{ACC} ×

 $^{c}ACC(^{t}RAS + 120ns) - ^{n}REF \times ^{c}REF (^{t}RRAS + 120ns)]/ls$

n_{ACC} = Number of devices accessed per normal cycle

n_{REF} = Number of devices refreshed per RAS only refresh cycle

n_{TOTAL} = Total number of devices in system

c_{ACC} = Frequency of normal accesses

c_{REF} = Frequency of refresh cycles

t_{RAS} = RAS active time for normal cycles

 t_{RRAS} = RAS active time for refresh cycles

This equation takes into account the variations in current vs operating frequency and current vs duty cycle and provides for differences in number of devices in standby and number of devices active. As an example, assume a board with 8 rows of 8 chips per row. Refresh will occur every 7μ s but only half the devices will be refreshed every refresh cycle. The other parameters are:

 $n_{ACC} = 8$

n_{REF} = 32

 $n_{TOTAL} = 64$

 $c_{ACC} = 2MHz$

 $c_{RFF} = 1/7\mu s \sim 143KHz$

 $t_{RAS} = 240 ns$

 $t_{RRAS} = 200 ns$

 $I_{DD2} = 1.5 \text{ma} (MK4116)$

 $I_{DD_{AVE}} = 8 \times 2 \times 10^6 \ [1 \times 10^{-2} \text{A} \ (240 \times 10^{-9} \text{s})]$

 $+ 9.4 \times 10^{-3} A \times 1 \times 10^{-6} s$] $+ 32 \times 143 \times 10^{3}$

 $[1 \times 10^{-2} \text{A} (200 \times 10^{-9} \text{s} + 120 \times 10^{-9} \text{s}) + 6.5]$

 $\times 10^{-3} \times 1 \times 10^{-6}$ s] + 1.5 × 10⁻³ [64 × Is -8

 $\times 2 \times 10^6 (240 \times 10^{-9} \text{s} + 120 \times 10^{-9} \text{s}) - 32 \times 143$

 $\times 10^3 (200 \times 10^{-9} s + 120 \times 10(-9 s)]$

 $I_{DD_{AVF}} = 337.6$ ma

Power calculations for the LSI-11 board using distributed refresh and with MK4027 gives:

 $n_{ACC} = 16$

 $n_{RFF} = 16, 32, 48, 64$

 $n_{TOTAL} = 16, 32, 48, 64$

CACC = 1 MHz (bus limit)

c_{REF} = 32.5 Khz

 $t_{RAS} = 240 ns$

tRRAS = 240ns

 $I_{DD2} = 2.0 ma$

Yielding a maximum I $_{\mbox{\scriptsize DD}}$ current of 233 mA for 4K words, 270 mA for 8K, 307 mA for 12K and 344mA for 16K.

Using the MK4116 we have:

 $n_{ACC} = 16$

 $n_{RFF} = 16,32$

 $n_{TOTAL} = 16,32$

 $c_{ACC} = 1MHz$

cRFF = 65KHz

t_{RΔS} = 240ns

 $t_{RRAS} = 240 \text{ ns}$

 $I_{DD2} = 1.5 ma$

This gives a maximum average $\rm I_{\mbox{\scriptsize DD}}$ current of 233 mA for 16K and 267 mA for 32K.

It is interesting to note that on a per chip basis the MK4116 actually consumes less power than the MK4027 even though the MK4116 is refreshed at twice the rate.



Z80 INTERFACING TECHNIQUES FOR DYNAMIC RAM

Application Note

INTRODUCTION

Since the introduction of second generation microprocessors, there has been a steady increase in the need for larger RAM memory for microcomputer systems. This need for larger RAM memory is due in part to the availability of higher level languages such as PL/M, PL/Z, FORTRAN, BASIC and COBOL. Until now, when faced with the need to add memory to a microcomputer system, most designers have chosen static memories such as the 2102 1Kx1 or possibly one of the new 4Kx1 static memories. However, as most mini or mainframe memory designers have learned, 16-pin dynamic memories are often the best overall choice for reliability, low power, performance, and board density. This same philosophy is true for a microcomputer system. Why then have microcomputer designers been reluctant to use dynamic memory in their system? The most important reason is that second generation microprocessors such as the 8080 and 6800 do not provide the necessary signals to easily interface dynamic memories into a microcomputer system.

Today, with the introduction of the Z80, a true third generation microprocessor, not only can a microcomputer designer increase system throughput by the use of more powerful instructions, but he can also easily interface either static or dynamic memories into the microcomputer system. This application note provides specific examples of how to interface 16-pin dynamic memories to the Z80.

OPERATION OF 16-PIN DYNAMIC MEMORIES

The 16-pin dynamic memory concept, pioneered by MOSTEK, uses a unique address multiplexing technique which allows memories as large as 16, 384 bits x 1 to be packaged in a 16-pin package. For example the MK4027 (4,096x1 dynamic MOS RAM) and the MK4116 (16,384x1 dynamic MOS RAM) both use address multiplexing to load the address bits into memory. The MK4027 needs 12 address bits to select 1 out of 4,096 locations, while the MK4116 requires 14 bits to select 1 out of 16,384. The internal memories of the MK4027 and MK4116 can be thought of as a matrix. The MK4027 matrix can be thought of as 64x64, and the MK4116 as 128x128. To select a particular location, a row and column address is supplied to the memory. For the MK4027, address bits A₀-A₅ are the row address, and bits A₆-A₁₁

are the column addresses. For the MK4116, address bits A_0 - A_6 are the row address, and A_7 - A_{13} are the column address. The row and column addresses are strobed into the memory by two negative going clocks called Row Address Strobe (RAS) and Column Address Strobe (CAS). By the use of RAS and CAS, the address bits are latched into the memory for access to the desired memory location.

Dynamic memories store their data in the form of a charge on a small capacitor. In order for the dynamic memory to retain valid data, this charge must be periodically restored. The process by which data is restored in a dynamic memory is known as refreshing. A refresh cycle is performed on a row of data each time a read or write cycle is performed on any bit within the given row. A row consists of 64 locations for the MK4027 and 128 locations for the MK4116. The refresh period for the MK4027 and the MK4116 is 2ms which means that the memory will retain a row of data for 2ms without a refresh. Therefore, to refresh all rows within 2ms, a refresh cycle must be executed every $32\mu s$ (2ms÷64) for the MK4027 and $16\mu s$ (2ms÷128) for the MK4116.

To ensure that every row within a given memory is refreshed within the specified time, a refresh row address counter must be implemented either in external hardware or as an internal CPU function as in the Z80. (Discussed in more detail under Z80 Refresh Control and Timing.) The refresh row address counter should be incremented each time that a refresh cycle is executed. When a refresh is performed, all RAMs in the system should be loaded with the refresh row address. For the MK4027 and the MK4116, a refresh cycle consists of loading the refresh row address on the address lines and then generating a RAS for all RAMs in the system. This is known as a RAS only refresh. The row that was addressed will be refreshed in each memory. The RAS only refresh prevents a conflict between the outputs of all the RAMs by disabling the output on the MK4116, and maintaining the output state from the previous memory cycle on the MK4027.

Z80 TIMING AND MEMORY CONTROL SIGNALS

The Z80 was designed to make the job of interfacing

to dynamic memories easier. One of the reasons the Z80 makes dynamic memory interfacing easier is because of the number of memory control signals that are available to the designer. The Z80 control signals associated with memory operations are:

MEMORY REQUEST (MREQ) - Memory request signal indicating that the address bus holds a valid memory address for a memory read, memory write, or memory refresh cycle.

READ (RD) - Read signal indicating that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WRITE (WR) - Write signal indicating that the CPU data bus hold valid data to be stored in the addressed memory or I/O device.

REFRESH (RFSH) - Refresh signal indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to generate a refresh cycle for all dynamic memories in the system.

Figures 1a, 1b, and 1c show the timing relationships of the control signals, address bus, data bus and system clock Φ . By using these timing diagrams, a set of equations can be derived to show the worst case access times needed for dynamic memories with the Z80 operating at 2.5MHz.

The access time needed for the op code fetch cycle and the memory read cycle can be computed by equations 1 and 2.

(1) $^{t}ACCESS OP CODE = 3(^{t}c/^{2}) - ^{t}DL\overline{\Phi} (MR) - ^{t}S\Phi(D)$

where: $t_c = Clock period$

 $^{t}DL\overline{\Phi}(MR) = \overline{MREQ}$ delay from falling edge of clock.

(D) = Data setup time to rising edge of clock during op code fetch cycle.

let: $t_C = 400 \text{ns}$; $t_{DL} \overline{\Phi}(MR) = 100 \text{ns}$; $t_{S\Phi} = 50 \text{ns}$

then: tACCESS OP CODE = 450ns

(2) t_{ACCESS} MEMORY READ = $4(t_{C/2}) \cdot t_{DL}\overline{\Phi}_{(MR)}$ $-t_{S}\overline{\Phi}_{(D)}$

where: t_C = Clock period

 $^{t}DL\overline{\Phi}(MR) = \overline{MREQ}$ delay from falling edge of clock $^{t}S\overline{\Phi}(D) = Data$ Setup time to falling edge of clock let: $^{t}C = 400ns$; $^{t}DL (MR) = 100ns$; $^{t}S (D) \overline{\Phi} = 60ns$ then: $^{t}ACCESS MEMORY READ = 640ns$


The access times computed in equations 1 and 2 are overall worst case access times required by the CPU. The overall access times must include all TTL buffer delays and the access time for the memory device. For example, a typical dynamic memory design would have the following characteristics, (see Figure 2).

The example in Figure 2 shows an overall access time of 336ns. This would more than satisfy the 450ns required for the op code fetch and the 640ns required for a memory read.


336ns

OP CODE FETCH TIMING


Figure 1a.



MEMORY READ TIMING Figure 1b.



MEMORY WRITE TIMING Figure 1c.



Z80 REFRESH CONTROL AND TIMING

One of the most important features provided by the Z80 for interfacing to dynamic memories is the execution of a refresh cycle every time an op code fetch cycle is performed. By placing the refresh cycle in the op code fetch, the Z80 does not have to allocate time in the form of "wait states" or by "stretching" the clock to perform the refresh cycle. In other words, the refresh cycle is "totally transparent" to the CPU and does not decrease the system throughput (see Figure 1a). The refresh cycle is transparent to the CPU because, once the op code has been fetched from memory during states T₁ and T₂, the memory would normally be idle during states T₃ and T₄.

Therefore, by placing the refresh in the T_3 and T_4 states of the op code fetch, no time is lost for refreshing dynamic memory. The critical timing parameters involving the Z80 and dynamic memories during the refresh cycle are: $t_{W(MRH)}$ and $t_{W(MRL)}$. The parameter known as $t_{W(MRH)}$ refers to the time that \overline{MREQ} is high during the op code fetch between the fetch of the op code and the refresh cycle. This time is known as "precharge" for dynamic memories and is necessary to allow certain internal nodes of the RAM to be charged-up for another memory cycle. The equation for the minimum $t_{W(MRH)}$ time period is:

(3) $tW(MRH) = tW(\Phi H) + t_f -30$

where: $tW(\Phi H)$ is clock pulse width high

tf is clock fall time

let: $t_W(\Phi H) = 180 \text{ns}; t_f = 10 \text{ns}$ then: $t_W(MRH) = 160 \text{ns} \text{ (min)}$

A tw(MRH) of 160ns is more than adequate to meet the worst case precharge times for most dynamic RAMs. For example, the MK4027-4 and the MK4116-4 require a 120ns precharge. The other refresh cycle parameter of importance to dynamic RAMs is tw(MRL), (the time that MREQ is low during the refresh cycle). This time is important because MREQ is used to directly generate RAS. The equation for the minimum time period is:

(4) $t_{W(MRL)} = t_{c}-40$ where: t_{c} is the clock period

let: $t_C = 400$ ns then: $t_W(MRL) = 360$ ns

A 360ns $t_{W(MRL)}$ exceeds the 250ns min \overline{RAS} time required for the MK4027-4 and the MK4116-4.


By controlling the refresh internally with the Z80, the designer must be aware of one limitation. The limitation is that to refresh memory properly, the Z80 CPU must be able to execute op codes since the refresh cycle occurs during the op code fetch. The following conditions cause the execution of op codes to be inhibited, and will destroy the contents of dynamic memory.

- (1) Prolonged reset > 1ms
- (2) Prolonged wait state operation > 1ms
- (3) Prolonged bus acknowledge (DMA) > 1ms
- (4) Φ clock of < 1.216 MHz for 16K RAMs < .608 MHz for 4K RAMs

The clocks rate in number 4 are based on the Z80 continually executing the worst case instruction which is an EX (SP), HL that executes in 19 T states. Therefore, by operating the Z80 at or above these clocks frequencies, the user is ensured that the dynamic memories in the system will be refreshed properly.

Remember to refresh memory properly, the Z80 must be able to execute op codes!

DELAY FOR A TYPICAL MEMORY SYSTEM Figure 2. MK4027-4/MK4II6-4




SUPPORT CIRCUITS FOR DYNAMIC MEMORY INTERFACE

Two support circuits are necessary to ensure reliable operation of dynamic memory with the Z80.


The first of these circuits is an address latch shown in Figure 3. The latch is used to hold addresses A_{12} - A_{15} while $\overline{\text{MREO}}$ is active. This action is necessary because the Z80 does not ensure the validity of the address bus at the end of the op code fetch (see Figure 4). This action does not directly affect dynamic memories because they latch addresses internally. The problem comes from the address decoder which generates $\overline{\text{RAS}}$. If the address lines which drive the decoder are allowed to change while $\overline{\text{MREO}}$ is low, then a "glitch" can occur on the $\overline{\text{RAS}}$ line or lines (if more than one row of RAMs are used) which may have the effect of destroying one row of data,

The second support circuit is used to generate a power on and short manual reset pulse. Recall from the discussion under Z80 Timing and Memory Con-

Figure 3.




RAS TIMING WITH AND WITHOUT ADDRESS LATCH Figure 4.




trol Signals that one of the conditions that will cause dynamic memory to be destroyed is a reset pulse of duration greater than 1ms. The circuit shown in Figure 5a can be used to generate a short reset pulse from either a push button or an external source. Additionally the manual reset is synchronized to the start of an M1 cycle so that the reset will not fall during the middle of a memory cycle. Along with


the manual reset, the circuit will also generate a power on reset.

If it is not necessary that the contents of the dynamic memory be preserved, then the reset circuit shown in Figure 5b may be used to generate a manual or power on reset.





DESIGN EXAMPLE NO. 1 SCHEMATIC DIAGRAM Figure 6.



DESIGN EXAMPLES FOR INTERFACING THE Z80 TO DYNAMIC MEMORY

To illustrate the interface between the Z80 and dynamic memory, two design examples are presented. Example number 1 is for a 4K/16Kx8 memory and the example number 2 is a 16K/64Kx8 memory.

Design Example Number 1: 4K/16Kx8 Memory


This design example describes a 4K/16Kx8 memory that is best suited for a small single board Z80 based microcomputer system. The memory devices used in the example are the MK4027 (4,096x1 MOS Dynamic RAM) and the MK4116 (16,384x1 MOS Dynamic RAM). A very important feature of this design is the ease in which the memory can be expanded from a 4Kx8 to a 16Kx8 memory. This is made possible by the use of jumper options which configure the memory for either the MK4027 or the MK4116. See Table 1 and 2 for jumper options.

Figure 6 shows the schematic diagram for the 4K/16Kx8 memory. A timing diagram for the Z80 control signals and memory control signals is shown in Figure 7. The operation of the circuit may be described as follows: RAS is generated by NANDing MREQ with RFSH + ADDRESS DECODE. RFSH is generated directly from the Z80 while address decode comes from the 74LS138 decoder. Address decode indicates that the address on the bus falls within the memory boundaries of the memory. If an op code fetch or memory read is being executed the 81LS97 output buffer will be enabled at approximately the same time as RAS is generated for the memory array. The output buffer is enabled only

during an op code fetch or memory read when ADDRESS DECODE, MREQ, and RD are all low. The switch multiplexer signal (MUX) is generated on the rising edge of Φ after MREQ has gone low during an op code fetch, memory read or memory write. After MUX is generated and the address multiplexers switch from the row address to column address, CAS will be generated. CAS comes from one of the outputs of the multiplexer and is delayed by two gate delays to ensure that the proper column address set-up time will be achieved. Once RAS and CAS have been generated for the memory array, the memory will then access the desired location for a read or write operation.

7404 7400	22ns } 15ns }	Generate RAS from MREQ
	63ns	$\overline{\sf RAS}$ to rising edge of Φ
74S74	10ns	Φ to MUX
74S157	15ns	
7404	22ns }	Generate CAS from MUX
7404	15ns	
^t CAC	165ns	CAS access time
81LS97	22ns	Output buffer delay
	349ns	Worst case access

DESIGN EXAMPLE NO. 1 MEMORY TIMING Figure 7.



The worst case access time required by the CPU for the op code fetch is 450ns (from equation 1); therefore, the circuit exceeds the required access time by 101ns (worst case).


The circuit shown in Figure 6 provides excellent performance when used as a small on board memory. The memory size should be held at eight devices because there is not sufficient timing margin to allow the interface circuit to drive a larger memory array.

Design Example Number 2: 16Kx8 Memory

This design example describes a 16K/64Kx8 memory which is best suited for a Z80 based microcomputer system where a large amount of RAM is desired. The memory devices used in this example are the same as for the first example, the MK4027 and the MK4116. Again as with the first example, the memory may be expanded from a 16Kx8 to a 64Kx8 by reconfiguring jumpers. See Table 3 and 4 for jumper options.

Figure 8 shows the schematic diagram for the 16K/64K memory. A timing diagram is shown in Figure 9. The operation of the circuit can be described as follows: RAS is generated by NANDing MREQ with ADDRESS DECODE (from the two 74LSI38s) + RFSH. Only one row of RAMs will receive a RAS during an op code fetch, memory read or memory write. However, a RAS will be generated for all rows within the array during a refresh cycle. MREQ is inverted and fed into a TTL compatible delay line to generate MUX and CAS. (This particular approach differs from the method used in example number 1 in that all memory timing is referenced to MREQ, whereas the circuit in example number 1 bases its

memory timing from both $\overline{\text{MREQ}}$ and the clock. Both methods offer good results, however, the TTL delay line approach offers the best control over the memory timing.) MUX is generated 65ns later and is used to switch the 74157 multiplexers from the row to the column address. The 65ns delay was chosen to allow adequate margin for the row address hold time t_{RAH} . At 110ns, $\overline{\text{CAS}}$ is generated from the delay line and NANDed with RFSH, which inhibits a $\overline{\text{CAS}}$ during refresh cycle. After $\overline{\text{CAS}}$ is applied to the memory, the desired location is then accessed. A worst case access timing analysis for the circuit shown in Figure 8 can be computed as follows:



The required access time from the CPU is 450ns (from equation 1). This leaves 103ns of margin for additional CPU buffers on the control and address lines. This particular circuit offers excellent results for an application which requires a large amount of RAM memory. As mentioned earlier, the memory timing used in this example offers the best control over the memory timing and would be ideally suited for an application which required direct memory access (DMA).

4K x 8 CONFIGURATION(MK4027) JUMPER

Table 1			10 : 10		
CONNECT:	J13 to J14	Connect:	J2 to J3	CONNECT:	J14 to J15
ADDRESS	CONNECT		J4 to J6 J7 to J8	ADDRESS	CONNECT
0000-0FFF	J17 to J25		J9 to J10	8000-8FFF	J17 to J25
1000-1FFF	J18 to J25		J11 to J12	9000-9FFF	J18 to J25
2000-2FFF	J19 to J25			A000-AFFF	J19 to J25
3000-3FFF	J20 to J25			B000-BFFF	J20 to J25
4000-4FFF	J21 to J25			C000-CFFF	J21 to J25
5000-5FFF	J22 to J25			D000-DFFF	J22 to J25
6000-6FFF	J23 to J25			E000-EFFF	J23 to J25
7000-7FFF	J24 to J25			F000-FFFF	J24 to J25

16K x 8 CONFIGURATION (MK4116) JUMPER CONNECTIONS
Table 2

CONNECT:	J1 to J2 J4 to J5	ADDRESS	CONNECT
	J8 to J11	0-3FFF	J17 to J25
	J10 to J13	4000-7FFF	J18 to J25
	J12 to J16	8000-BFFF	J19 to J25
	J14 to J16	C000-FFFF	J20 to J25

16K x 8 CONFIGURATION (MK4027)

Table 3

CONNECT:

J1 to J3 J5 to J6 J7 to J8 J9 to J10 J11 to J12 J13 to J14

ADDRESS:	0-3FFF	ADDRESS:	4000-7FFF	ADDRESS:	8000-BFFF	ADDRESS:	C000-FFFF
CONNECT:	J24 to J25	CONNECT:	J16 to J17	CONNECT:	J40 to J41	CONNECT:	J32 to J33
	J26 to J27		J18 to J19		J42 to J43		J34 to J35
	J28 to J29		J20 to J21		J44 to J43		J36 to J37
	J30 to J31		J22 to J23		J46 to J47		J38 to J39

64K x 8 CONFIGURATION(MK4116)

Table 4

CONNECT: J1 to J2	ADDRESS: 0-FFFF
J4 to J5	CONNECT: J32 to J33
J8 to J11	J34 to J35
J10 to J13	J36 to J37
J12 to J15	J38 to J39
J14 to J15	

SYSTEM PERFORMANCE CHARACTERISTICS


Table 5

The system characteristics for the preceeding design examples are shown in Table 5.

EXAMPLE #	MEMORY CAPACITY	MEMORY ACCESS	POWER REQUIREMENTS
1	4K/16Kx8	349ns max.	+12V @ 0.0250 A max. +5V @ 0.422 A max.* -5V @ 0.030 A max.
2	16K/64Kx8	347ns max.	+12V @ 0.600 A max. +5V @ 0.550 A max. * -5V @ 0.030 A max.


^{*}All power requirements are max.; operating temperature 0° C to 70° C ambient, max +12V current computed with Z80 executing continuous op code fetch cycles from RAM at 1.6 μ s intervals.

DESIGN EXAMPLE NO. 2 SCHEMATIC DIAGRAM Figure 8.



FOR JUMPER OPTIONS SEE TABLES 3 AND 4

DESIGN EXAMPLE NO. 2 MEMORY TIMING Figure 9.



PRINTED CIRCUIT LAYOUT


One of the most important parts of a dynamic memory design is the printed circuit layout. Figure 10 illustrates a recommended layout for 32 devices. A very important factor in the P.C. layout is the power distribution. Proper power distribution on the VDD and VBB supply lines is necessary because of the transient current characteristics which dynamic memories exhibit. To achieve proper power distribution, VDD, VBB, VCC and ground should be laid out in a grid to help minimize the power distribution impedance. Along with good power distribution, adequate capacitive bypassing for each device in the memory array is necessary. In addition to the individual by-passing capacitors, it is recommended that each supply (VBB, VCC and VDD) be bypassed with an electrolytic capacitor 20µF.

By using good power distribution techniques and using the recommended number of bypassing capacitors, the designer can minimize the amount of noise in the memory array. Other layout considerations

are the placement of signal lines. Lines such as address, chip select, column address strobe, and write should be bussed together as rows; then, bus all rows together at one end of the array. Interconnection between rows should be avoided. Row address strobe lines should be bussed together as a row, then connected to the appropriate RAS driver. TTL drivers for the memory array signals should be located as close as possible to the array to help minimize signal noise.

For a large memory array such as the one shown in design example number 2, series terminating resistors should be used to minimize the amount of negative undershoot. These resistors should be used on the address lines, $\overline{\text{CAS}}$ and $\overline{\text{WRITE}}$, and have values between 20 Ω to a 33 Ω .

The layout for a 32 device array can be put in a $5'' \times 5''$ area on a two sided printed circuit board.



4MHz Z80 DYNAMIC MEMORY INTERFACE CONSIDERATIONS

A 4MHz Z80 is available for the microcomputer designer who needs higher system throughput. Considerations which must be faced by the designer when interfacing the 4MHz Z80 to dynamic memory are the need for memories with faster access times and for providing minimum RAM precharge time. The access times required for dynamic memory interfaced to a 4MHz Z80 can be computed from equations 1 and 2 under Z80 Timing and Memory Control Signals.

Access time for op code fetch for 4MHz Z80, let: $t_C = 250 ns$; $t_D L \overline{\Phi}_{(MR)} = 75 ns$; $t_s \overline{\Phi}_{(D)} = 35 ns$ then: t_{ACCESS} OP CODE = 265 ns Access time for memory read for 4MHz Z80, let: $t_C = 250 ns$; $t_D L \overline{\Phi}_{(MR)} = 75 ns$; $t_S \overline{\Phi}_{(D)} = 50 ns$ then: t_{ACCESS} MEMORY READ = 375 ns


The problem of faster access times can be solved by using 200ns memories such as the MK4027-3 or MK4116-3. Depending on the number of buffer delays in the system, the designer may have to use 150ns memories such as the MK4027-2 or MK4116-2. The most critical problem that exists when interfacing dynamic memory to the 4MHz Z80 is the RAM precharge time (trp). This parameter is called tw(MRH) on the Z80 and can be computed by the following equation.


(4) $t_{W(RH)} = t_{W(\Phi H)} + t_{f}$ -20ns let: $t_{W(\Phi H)} = 110$ ns; $t_{f} = 5$ ns then: $t_{W(MRH)} = 95$ ns A tw(MRH) of 95ns will not meet the minimum precharge time of the MK4027-2 or MK4116-2 which is 100ns. The MK4027-3 and MK4116-3 require a 120ns precharge. Figure 11 shows a circuit that will lengthen the tw(MRH) pulse from 95ns to a minimum of 126ns while only inserting one gate delay into the access timing chain. Figure 12 shows the timing for the circuit of Figure 11. The operation of the circuit in Figure 11 can be explained as follows: The D flip flops are held in a reset condition until MREQ goes to its active state. After MREQ goes active, on the next positive clock edge, the D input of U1 and U2 will be transferred to the outputs of the flip flops. Output QA will go high if M1 was high when Φ clocked U1. Output QB will go low on the next positive going clock edge, which will cause the output of U3 to go low and force the output of U4, which is RAS, high. The flip flops will be reset when MREQ goes inactive.

The circuit shown in Figure 11 will give a minimum of 126ns precharge for dynamic memories, with the Z80 operating at 4MHz. The 126ns $t_{W(MRH)}$ is computed as follows.

110ns $t_W(\Phi H)$ - clock pulse width high (min) 5ns t_F - clock full time (min) 20ns $t_D \perp \Phi(MR)$ - MREQ delay (min) -9ns 74S74 delay (min) 126ns $t_W(MRH)$ modified (min)

4MHz Z80 PRECHARGE EXTENDER FOR DYNAMIC MEMORIES Figure 11





APPENDIX

MEMORY TEST ROUTINE

This section is intended to give the microcomputer designer a memory diagnostic suitable for testing memory systems such as the ones shown in Section VI.

The routine is a modified address storage test with an incrementing pattern. A complete test requires 256₁₀

passes, which will execute in less than 4 minutes for a 16Kx8 memory. If an error occurs, the program will store the pattern in location '2C'H and the address of the error at locations '2D'H and '2E'H.

The program is set up to test memory starting at location '2F'H up to the end of the block of memory defined by the bytes located at 'OC'H and 'OD'H. The test may be set up to start at any location by modifying locations '03'H - '04'H and '11'H - '12'H with the starting address that is desired.

```
MXRTS LISTING
                                                              PAGE
                                                                     0001
LOC
      OBJ CODE
                 STMT SOURCE STATEMENT
                 0001 ;TRANSLATED FROM DEC 1976 INTERFACE MAGAZINE
                 0002 ;
                 0003 ; THIS IS A MODIFIED ADDRESS STORAGE TEST WITH AN
                 0004 ; INCREMENTING PAITERN
                 0005;
                 0006 ;256 PASSES MUST BE EXECUTED BEFORE THE MEMORY IS
                 0007 ; COMPLETELY TESTED.
                 0008 ;
                 0009 ; IF AN ERROR OCCURS, THE PATTERN WILL BE STORED
                 0010 ; AT LOCATION '002C'H AND THE ADDRESS OF THE
                 0011 ; ERROR LOCATION WILL BE STORED AT '002D'H AND
                 0012 ;'002E'H.
                 0013;
```

MEMORY TEST ROUTINE (Cont'd.)

```
0014 ; THE CONTENTS OF LOCATIONS 'OOOC'H AND '001D'H
                   0015 ; SHOULD BE SELECTED ACCORDING TO THE FOLLOWING
                   0016 ; MEMORY SIZE TO BE TESTED
                   0017;
                   0018 ; TOP OF MEMORY TO
                   0019 ; BE TESTED
                                                            VALUE OF EPAGE
                   0020 ;
                   0021;
                                                                     '10'H
                                4 K
                                                                     '20'H
                   0022;
                                8 K
                   0023;
                                                                     '40'H
                               16 K
                                                                     .80.H
                   0024 :
                               32K
                   0025;
                                                                     'CO'H
                               48 K
                   0026;
                               54K
                                                                     'FF'H
                   0027 :
                   0028 ; THE PROGRAM IS SET UP TO START TESTING AT
                   0029 ; LOCATION '002F'H. THE STARTING ADDRESS FOR THE
                   0030 ; TEST CAN BE MODIFIED BY CHANGING LOCATIONS
                   0031 :'0003-0004'H AND '0011-0012'H.
                   0032;
                   0033 ; TEST TIME FOR A 16K X 8 MEMORY IS APPROX. 4 MIN
                   0034 ;
0000
                   0035
                                  ORG
                                        0000H
                                  LD
       0600
                                                   ;CLEAR B PATRN MODIFIER
0000
                   0036
                                        B,0
                   0037 ;LOAD UP MEMORY
0038 LOOP: LD F
                                        HL, START ; GET STARTING ADDR
0002
       212F00
                                                   ; LOW BYTE TO ACCM
0005
       7 D
                   0039 FILL:
                                  LD
                                        A,L
                                  XOR
0006
       AC
                   0040
                                       H
                                                   ;XOR WITH HIGH BYTE
                                                   ; XOR WITH PATTERN
0007
       A 8
                   0041
                                  XOR
                                        В
0008
       77
                   0042
                                  LD.
                                        (HL),A
                                                   ;STORE IN ADDR
                                 INC
0009
       23
                   0043
                                        ΗL
                                                   ; INCREMENT ADDR
                                        A,H
                                                   ; LOAD HIGH BYTE OF ADDR
AOOC
       7C
                   0044
                                  LD
                   0045
                                        EPAGE
000B
       FE10
                                  CP
                                                   ; COMPARE WITH STOP ADDR
                   0046
                                        NZ,FILL
                                                   ; NOT DONE, GO BACK
000D
       C20500
                                  JΡ
                   0047 ; READ AND CHECK TEST DATE
                                 LD
0010
       212F00
                   0048
                                        HL, START ; GET STARTING ADDR
                                                   ; LOAD LOW BYTE
0013
       7 D
                   0049 TEST:
                                  LD
                                        A.L
       AC
                   0050
                                                   ;XOR WITH HIGH BYTE
0014
                                  XOR
                                        н
                                                   :XOR WITH MODIFIER
0015
       8 A
                   0051
                                 XOR
0016
       ΒE
                   0052
                                  СP
                                        (HL)
                                                   ; COMPARE WITH MEMORY LOC
       C22500
                   0053
                                  JΡ
                                        NZ,FXIT
0017
                                                   ; ERROR EXIT
                                  INC
001A
       23
                   0054
                                        ΗL
                                                   ;UPDATE MEMORY ADDRESS
                   0055
                                        A,H
                                                   ;LOAD HIGH BYTE
001B
       7C
                                  LD
                                        EPAGE
001C
       FE10
                   0056
                                  CP
                                                   ; COMPARE WITH STOP ADDR
                   0357
                                  JP
                                        NZ.TEST
                                                   ;LOOP BACK
001E
       C21300
                                                   :UPDATE MODIFIER
0021
       04
                   0058
                                  TNC
                                        В
                                MXRTS LISTING
                                                                 PAGE
                                                                         0002
 LOC
       OBJ CODE
                   STMT SOURCE STATEMENT
2022
       C30200
                   0059
                                        LOOP
                                                   :RST WITH NEW MODIFIER
                   0060 ; ERROR EXIT
                                         (BYTE), HL ; SAVE ERROR ADDRESS
0025
       222000
                   0061 FXIT:
                                  LD
3028
       322C00
                   0062
                                  T. D
                                        (PATRN), A ; SAVE BAD PATTERN
002B
                   0063
                                  HALT
                                                   ;FLAG OPERATOR
002C
                   0064 PATRN:
                                  DEFS
                                         1
002D
                   0065 BYTE:
                                        2
                                  DEFS
002F
       2F00
                   0066 START:
                                        Ś
                                  DEFW
                                        10H
                   0068 EPAGE:
                                  ΞQU
                                                   ;SET UP FOR 4K TEST
```

END

0069



A TESTING PHILOSOPHY FOR 16K DYNAMIC MEMORIES

Testing

Today several semiconductor manufacturers are moving 16384 bit dynamic MOS memories into volume production. The circuit will be the most costeffective method of providing medium performance, large capacity randomly accessible data storage over the next several years and will in all likelihood be shipped in larger volume to more users than has any previous memory chip. This burgeoning market will confront many engineers with the problems of performing comparative evaluations, writing incoming device tests, system and diagnostic tests, and field troubleshooting and repair of memory systems containing many 16K chips. A thorough understanding of the device permits the engineer to evaluate the adequacy of manufacturers' outgoing screens and, if necessary, to institute efficient incoming tests which comprehend the differences or shortcomings in the individual designs or outgoing test procedures.

Since the 16K has established the state-of-theart in MOS design and processing at this point in time, the test sequences utilized must be carefully considered to keep test times to a reasonable minimum while at the same time adequately screening out marginal devices. The testing considerations themselves are applicable to earlier 1K and 4K circuits as well; the penalties for inadequacy are greater.

A brief description of manufacturing test procedures which relate ultimately to the quality and reliability of the memory chip would include characterization tests, in which the processing constraints and operating limits of a specific design are determined; reliability tests, which subject production lots to abnormal stresses in order to convert latent defects into failures prior to the final test; and the final test itself in which the manufacturer must always tread a thin line between test throughput (minimum test cost per device) and thoroughness. The quality of these tests varies from manufacturer to manufacturer and is manifested in the quality of their shipped product. Good design and quality processing are not enough, alone, to guarantee reliability; they must always be augmented by adequate testing.

BASIC CONSIDERATIONS

The storage element in all 16K RAMs is an MOS capacitor with data transfer and isolation controlled by a single transistor. This is the well known single

transistor (IT) cell, used for the first time in the 4K memory devices which have been available for several years. The small size of the cell (about 0.7 mil² when fabricated in the double level polysilicon process) is sufficient inducement that the disadvantages are tolerated by the designer. Read-out is destructive, requiring an internal restore operation after each read. Available signal levels are dictated by the ratio of cell to digit line capacitance and are on the order of one to two hundred millivolts. Charge storage is of course dynamic in nature, since the charge stored on the capacitor will eventually leak off.

Storage time is an intrinsic device parameter; refresh time (more properly refresh interval) is a timing parameter which specifies the maximum allowable interval separating two operations on the same storage location which will re-establish the full charge on a partially-decayed high level.

The storage time of any dynamic MOS RAM may be expressed by the empirical equation

tSTORAGE = A exp (-BT)

where

T is junction temperature in °C

B is a variable relating the magnitude of the generation-recombination current to the junction temperature (units of 1/°C)

and

A is a scaling constant reflecting such variables as junction area, bulk defect density, and sense amplifier design.

Note that the term "B" in the equation is not a constant. Conventionally it is assumed that the storage time doubles for every 10 °C decrease in junction temperature, which is equivalent to assuming that B = 0.069. Data shows that a typical value for B is 0.055, but that it does in fact vary at least 30% from this typical value. This equation is graphed in Figure 1 for several different values of B, arbitrarily assuming a minimum storage time of 2 milliseconds at T_J = 100° C. The storage time at T_J = 25° C for this hypothetical device will lie somewhere between 50 milliseconds and 381 milliseconds. If room temperature testing is to be attempted, the refresh interval would have to be set at 381 milliseconds, since any lesser value would not guarantee 2 milliseconds at 100° C. The devices which failed such a test would

not necessarily be failures at 2 ms, 100°C, and would therefore have to be rescreened at the 100°C temperature. The efficiency of this procedure depends upon the number of good devices found by the first screen, but in general the number of units requiring a second test is so great that the first screen may as well be eliminated in favor of a 100% screen at the maximum junction temperature.

Storage time is of course not the only parameter of interest. Other parameters which need to be verified over the temperature range include access time, power dissipation, and input/output levels. Access time and power dissipation are functions of transistor gain. Gain is temperature dependent through carrier mobility and is about 25% lower at 100°C than at 0°C. Access time is therefore worstcase at elevated temperatures. The memory will dissipate more power at low temperature, although much of the power required is capacitive and therefore frequency rather than temperature related. Signal levels are functions of transistor threshold voltage, which decreases about two millivolts for every 1°C increase in temperature. Input high levels and output high and low levels are normally worstcase at low temperature and must be guardbanded if tested only at high temperature. (One 16K RAM, the MOSTEK MK 4116, utilizes an integrated reference voltage for address and data inputs which removes the threshold voltage dependence and therefore the temperature dependence of these inputs.) As will be discussed later, a few timing parameters become worst-case as the memory becomes faster, and need to be guardbanded if testing only at high temperature. On balance, however, due primarily to the extreme variation of storage time with temperature, it is most practical to conduct tests at the maximum junction temperature only and guardband non-worst-case parameters.

The two junction temperatures singled out in Figure 1 were not chosen at random. The equation describing temperature rise over an ambient is

$$T_J - T_A = \Delta T = \theta_{JAPD}$$

where

 θ JA is the junction to ambient thermal resistance (for 16 pin ceramic DIP mounted in a socket on a double-sided PC board, the most widely accepted value is 70° C/watt)

and

PD is the power dissipation of the device under the conditions of interest.

To calculate ΔT , assume the following specified values:

$$I_{DD}$$
 (ACTIVE) = 35 MA
 I_{DD} (STANDBY) = 1.5 MA
 V_{DD} (MAXIMUM) = 13.2V
 t_{cycle} = 375 ns

and assume that the refresh test is conducted by writing 16384 bits at the 375 ns cycle rate, pausing in the standby condition for the refresh interval, then reading all bits again at 375 ns. The rise in junction temperature can now be calculated:

tREFRESH = 2ms; duty factor (DF) =

$$\frac{2(16384)375\text{ns}}{2(16384)375\text{ns} + 2\text{ms}} = 0.86$$

$$\Delta T = \theta_{\text{JA}} (P_{\text{D}} \text{ ACTIVE (DF)} + P_{\text{D}} \text{ STANDBY}$$

$$(1 - \text{DF}))$$

$$= 70 \text{ °C/W (0.035 (13.2) 0.86 + 0.0015}$$

$$(1 - 0.86))$$

$$= 28 \text{ °C}$$

$$\text{trefresh} = 381\text{ms; duty factor (DF)} = \frac{2(16384)375\text{ns}}{2(16384)375\text{ns} + 381\text{ms}} = 0.03$$

$$\Delta T = 70 \text{ °C/W (0.035 (13.2) 0.03 + 0.0015}$$

$$(13.2) (1 - 0.03))$$


$$= 2.3 \text{ °C}$$

The junction temperature of a device executing a 381 ms refresh test at $T_A = 25\,^{\circ}$ C would rise only 2.3 degrees to 27.3 $^{\circ}$ C, while the same device executing a 2ms refresh test at $T_A = 70\,^{\circ}$ C would have a junction temperature of 98 $^{\circ}$ C.

Strictly speaking, the foregoing calculations are true only if the refresh test in question is run in a continuous mode allowing the junction temperature to stabilize. The thermal mass of the device is not negligible; in fact $\,\theta_{\rm JA}$ is a function of time and has a time constant of approximately 60 seconds in most test situations. Much of the effectiveness of the N² test patterns can be attributed to higher junction temperatures due simply to the test length. An N² pattern, with N equal to 16384 and a cycle time of 375ns, requires 100 seconds. The value of $\theta_{\rm JA}$ after 100 seconds of testing is about 80% of its final

STORAGE TIME VS JUNCTION TEMPERATURE





value. The junction rise for PD = 462 milliwatts is

$$\Delta T = \theta_{JA} P_{D} = (0.8) (70^{\circ} C/W) (.462) = 26^{\circ} C$$

and this rise has occurred during the test. The storage time of the device may be reduced by as much as a factor of 6 and the device speed is approximately 10% less. These benefits can of course be attained without resorting to the use of N2 patterns by precalculating the final junction temperature and setting the temperature chamber accordingly. This approach is common but not without its pitfalls. If the construction of the test chamber is such that heat is maintained throughout the test, the self-heating must be considered; if the device is held in an elevated ambient prior to the test, then removed and inserted into the test socket, the combined effects of heat loss in the socket and self-heating during the test must be characterized.

An accurate method for measuring junction temperature uses the device itself as a temperature reference. All signal inputs connect to pn⁺ diodes which may be calibrated by utilizing the fact that if diode current is held constant, diode voltage is linearly proportional to temperature. Calibrate an input on a reference device by stabilizing the device at an accurately measured reference temperature, injecting a constant current, and measuring the diode drop (from the input to the VBB pin). When this has been performed at several temperatures a calibration curve of diode voltage versus temperature may be constructed and the device used to measure unknown temperatures by injecting current, measuring the diode voltage, and referring to the calibration chart. The procedure requires care, but once calibrated the device is capable of profiling heat loss at the test site or junction temperature rise during operation with great accuracy. Several hints: a good value for the current is 100 µA; the voltage measurement requires millivolt accuracy; the measurement cannot be made while the device is operating because of noise in the substrate (operate the device, then switch out the functional inputs and switch in the measurement circuitry). Each device must be calibrated separately since the magnitude and slope of the relationship varies.

RELIABILITY TESTING

Although the user may not resort to reliability screening himself, relying solely on the manufacturer to choose appropriate tests and apply them wisely, he should be familiar with the basic failure mechanisms

and methods employed to screen them out prior to shipment.

Published data on 4K and 16K silicon gate MOS memories (1)(2) indicate that two failure mechanisms account for between 50% and 85% of all reported RAM failures. These two mechanisms, oxide defects and defects caused by foreign contamination, vary in the type of screen required for elimination.

Oxide defects are imperfections in the SiO2 gate oxide introduced during the manufacturing process which can rupture when subjected to an electrical field for some period of time. This failure mode may be screened by subjecting all devices to an overvoltage stress; the effectiveness of the screen is directly dependent upon the field intensity, hence the voltage applied, and to a lesser degree on time. One screen employed by several manufacturers subjects the RAM to an operational test in which the magnitude of the supply voltages is increased by approximately 50% over nominal. This may occur in the testing prior to burn-in, at the burn-in itself, or in the final test prior to shipment. If the overstress occurs at the burn-in itself it may last for 12 to 24 hours, while an overstress during a functional test sequence normally would last less than one second. A commonly-accepted rule of thumb is that the effectiveness of the oxide defect screen varies with E\4 t. A 24 hour burn-in would, according to this rule, be about 17 times as effective as a one-second test assuming both were run at the same voltage, however, increasing the voltage (field strength E) by 50% increases the efficiency of the screen by the same 50%. Clearly the overvoltage screen is necessary; it is incumbent upon the manufacturer to perfrom such a screen himself as it is doubtful he would authorize the user to stress the RAM beyond the data-sheet limits.

The second large category of failures are those caused by contamination of the device by some mobile impurity ion such as sodium. These impurities can move under applied voltage and temperature conditions to some point in the circuit where they can alter the threshold voltage of the MOS transistor. For an N channel 16K memory, the threshold voltages will be lowered if the contaminant is a positive ion and failures can occur either on normal transistors or on spurious field oxide transistors. This failure mode is widely known and reported, and is accelerated by thermal stress. The rate of acceleration is predicated by the equation (3),

 $R = R_0 \exp(-\frac{E_A}{KT_k})$

where

R is reaction rate

Ro is a constant

EA is activation energy in electron volts (eV)

K is Boltzmann's constant (8.63 x 10⁻⁵ eV/oK)

Tk is temperature in degrees Kelvin (OK).

The activation energy for contamination-related failures is approximately 1.0 eV, and therefore such failures are subject to removal by high-temperature burn-in, and most manufacturers perform an operating burn-in at 125°C for some number of hours (normally 12 - 24 hours) to reduce the incidence of field failures. On the other hand, the acceleration rate for gate oxide failures is reported to be between 0.1 – .05 eV and the high-temperature screen would be marginally effective for gate oxide defects.

At least one manufacturer has combined the overvoltage and high temperature screens and is currently subjecting all 16K RAM's to a 24 hour burn-in at 125 °C with the device power supplies at 50% overvoltage (+18 v, -7 v). Here again, such testing is properly done by the manufacturer, but the user should satisfy himself as to the adequacy of the reliability screens performed by the various manufacturers.

Reliability can be greatly impacted by proper design techniques. As an example, consider the equation given for thermal acceleration of failures. Rewriting the equation to allow a comparison of reaction rates at two different temperatures $T_{k\,1}$ and $T_{k\,2}$, we have:

$$\frac{R_1}{R_2} = \exp\left(-\frac{E_A}{K}\left(\frac{T_{k2} - T_{k1}}{T_{k1}T_{k2}}\right)\right).$$

Now the effect of power dissipation upon reliability can be evaluated. For two 16K RAMS, one dissipating 900 milliwatts and one dissipating 450 milliwatts while operating at $T_A = 70^{\circ}C$,

$$T_{J1} = 70^{\circ}C + (70^{\circ}C/W) (0.900 \text{ W}) = 133^{\circ}C$$

 $T_{J2}(=70^{\circ}C + (70^{\circ}C/W) (0.450 \text{ W}) = 101.5^{\circ}C$

and assuming that $E_A = 1 \text{ eV}$,

$$\frac{R_1}{R_2} = \exp\left(-\frac{1}{8.63 \times 10^{-5}} \left(\frac{133 - 101.5}{(133 + 273)(101.5 + 273)}\right)\right)$$

$$\frac{R_1}{R_2} = 0.097$$

which predicts a failure rate for the 900 milliwatt device of about 11 times that of the 450 milliwatt device, due to the $31.5\,^{\circ}$ C difference in junction temperature.

MULTIPLEXED DEVICES

All 16K devices announced to date have followed the pinout and address multiplexed architecture pioneered by MOSTEK for their 4K RAM in 1973. The reduction in number of address lines from 14 to 7 (for the 16K) is bought at the expense of a more complex cycle with more timing parameters (4).

Some of these parameters must be examined in detail, as a proper understanding of their interrelationship is necessary. The timing diagram of Figure 2 shows the timing parameters necessary for standard write and read operations. The data output signal is shown for both the MOSTEK and Intel designs.

Three clocks, RAS (Row Address Strobe), CAS (Column Address Strobe), and WRITE, must be provided along with seven multiplexed address lines and the DIN (data in) if the memory is to execute a write cycle. Most of the testing difficulties arise from the relationship of RAS to CAS, from the relationships of the addresses to RAS and CAS, and from the relationships of the addresses to RAS and CAS, and from CAS to the DOUT (data output).

RAS initiates the cycle by going from the high state to the low state. It must have remained high long enough for internal nodes to be precharged to a known initial state prior to initiation of a new cycle; if the parameter tRP is violated (made too short) internal clocks, address buffers, decoders, and sense amplifiers are not adequately initialized. Once RAS goes low it must remain low long enough (tRAS) for the selection of the accessed cells, sense operation, and restoration of the destroyed data (the 1T cell reads out destructively). When RAS goes low it clocks in the seven row addresses if the row address setup and hold specifications (t_{ASR} and t_{RAH}) have been met. For the Intel design, if $\overline{\text{CAS}}$ is low when $\overline{\text{RAS}}$ goes low, a refresh-only operation is initiated; for the MOSTEK design, CAS may be low at the RAS transition (may in fact stay low for some time after the RAS transition since the parameter topp is negative) without prejudicing the new cycle, which may be either a read or write cycle. The Intel ability to perform a 64 cycle refresh hinges on this timing parameter. If RAS finds CAS low, the most significant row address bit along with all column address bits are ignored. This causes the selection of one row in each 8K half of the array and activation of all 256 sense amplifiers. Refresh may then be performed as though the array were organized as 64 rows by 256 columns. For the MOSTEK part, and for the Intel part if RAS finds CAS high, refresh must be performed on all 128 rows.


CAS is used to clock the column addresses, select one of the 128 active sense amplifiers and transfer its data to the output in a read or read/write cycle. The high to low transition of CAS latches the column addresses if the column address setup and hold specifications (tASC and tCAH) have been met. To prevent the RAS to CAS timing from intruding into the access time specification, 16K designs allow CAS to go active as soon as the row address hold time has been met and the column address is established on the address inputs. In fact, a negative specification on the column address setup allows switching CAS low even during the multiplex time. This negative specification becomes harder to meet as the part becomes faster (higher VDD, lower

temperature) and in any event is one of the more trying parameters to test, since the slowest of the seven address signals (with respect to $\overline{\text{CAS}}$) determines the actual value of t_{ASC} . Even though $\overline{\text{CAS}}$ can go negative at t_{RAH} , it is not required to do so until somewhat later in the cycle. The latest time for the $\overline{\text{CAS}}$ transition with respect to $\overline{\text{RAS}}$ is given by the parameter t_{RCD} (max) — note that t_{RCD} (min) equals the row address hold time t_{RAH} . The parameter t_{RCD} (max) is actually a pseudo-limitation, since the only effect of exceeding t_{RCD} (max) is to extend the access time specification (actually the row access) t_{RAC} by the actual value of t_{RCD} minus t_{RCD} (max).

Manufacturers are willing to live with the limitations posed by the negative value for column address setup time in order to provide a more usable part. The amount of time available to the user to switch his multiplexer without artificially delaying \overline{CAS} and thereby degrading access time is simply the value of the maximum allowable \overline{RAS} to \overline{CAS} delay minus the required row address hold time, minus the required column address setup time (Multiplex time = t_{RCD} (max) $-t_{RAH}$ $-t_{ASC}$). If t_{ASC} is a negative number it adds to rather than decreases the multiplex time. In order to guarantee this specification, the

TIMING DIAGRAM

Figure 2



KEY PARAMETERS OF CURRENTLY AVAILABLE 16K RAMS Figure 3

MANUFACTURER	INTEL	MOSTEK
PART NUMBER	2116-2	4116-2
RAS ACCESS	200 ns	150 ns
CAS ACCESS	125 ns	100 ns
MULTIPLEX TIME	40 ns	40 ns
PRECHARGE TIME	75 ns	100 ns
NUMBER OF REFRESH CYCLES	64 or 128	128
NUMBER OF SENSE AMPS	256	128
DIE AREA	33930 mils ²	22330 mils ²
V _{DD} TOLERANCE	± 10%	± 10%
I _{DD} CURRENT (MAXIMUM)	69 mA	35 mA
POWER DISSIPATION (MAXIMUM)	911 mW	462 mW

manufacturer must place a minimum access time requirement on his testing — that is, parts which are too <u>fast</u> must be rejected, as they will not meet the negative t_{ASC} specification. It is to be expected that as faster 16K designs become available, this negative parameter will become smaller, or possibly will go to zero.

In addition to clocking the column addresses, CAS controls the state of the data output. The MOSTEK version open-circuits the output with the low to high transition of CAS. Intel uses the high to low edge of CAS for the same purpose. This allows compatibility with the earlier 4K designs which also used the high to low edge of CAS. The 4K's have, however, an extra chip select input which can be used in conjunction with RAS and CAS to deselect the output. With the Intel 16K the only way to guarantee a deselected output is to insert an extra cycle which leaves RAS high while clocking CAS. MOSTEK overcomes this difficulty by unlatching the output with the rising edge of CAS. This makes the output state independent of the previous cycle and eliminates the need for the "CAS-only" deselect cycle. If the MOSTEK part is operated in a minimum cycle with RAS and CAS going high at the same time, the output is only valid for the deselect time (toff) plus the amount that the speed of the actual device exceeds the specified speed (if any). To overcome this difficulty, MOSTEK allows the user to leave CAS low while RAS goes into precharge, thereby prolonging the output and, incidentally, adding the second major timing difference, that of the state of CAS when RAS goes low, which was discussed earlier.


CHIP ARCHITECTURE AND CELL LAYOUT

The architecture of the chip can have a direct bearing on the types of tests which should be conducted, as can the layout of the storage cell. Precise details are difficult to acquire as most manufacturers consider them proprietary. Interest in the 16K has prompted the generation of several articles and papers which give some details useful in testing considerations(5)(6)(7). Figure 4 gives a gross overview of two chip architectures which nevertheless provide some useful information.

The most obvious difference is in the division of the 16K array into two 8K halves serviced from the middle by 128 sense amplifiers (MOSTEK MK 4116), or into four 4K quadrants, each pair serviced by 128 sense amplifiers (for a total of 256) from their respective centers (Intel 2116). All other factors being equal, in particular assuming approximately equal cell capacitances (reported by MOSTEK and Intel as 0.04 pF and 0.03 pF, respectively), the extra subdivision on the Intel chip means that the digit lines are only half as long as in the MOSTEK chip


TWO 16K RAM CHIP ARCHITECTURES Figure 4

203 mils



MOSTEK MK 4116

234 mils



INTEL 2116

PROCESS COMPARISON Figure 5

SINGLE LEVEL POLYSILICON GATE PROCESS FLOW	DOUBLE-LEVEL POLYSILICON GATE PROCESS FLOW
INITIAL OXIDE/NITRIDE	INITIAL OXIDE/NITRIDE
MASK 1 DEFINES ACTIVE AREA	MASK 1 DEFINES ACTIVE AREA
FIELD OXIDATION	FIELD OXIDATION
GATE OXIDATION	GATE OXIDATION
DEPOSIT POLYSILICON	DEPOSIT POLYSILICON
	MASK 2 DEFINES POLY I
	INSULATING OXIDE
	DEPOSIT POLYSILICON
MASK 2 DEFINES POLY	MASK 3 DEFINES POLY II
PHOSPHOROUS DIFFUSION	PHOSPHOROUS DIFFUSION
INSULATING OXIDE	INSULATING OXIDE
MASKS 3 & 4 DEFINE CONTACTS	MASKS 4 & 5 DEFINE CONTACTS
ALUMINUM	ALUMINUM
MASK 5 DEFINES METALLIZATION	MASK 6 DEFINES METALLIZATION
TOP GLASS	TOP GLASS
MASK 6 OPENS PAD AREAS	MASK 7 OPENS PAD AREAS

and, since signal varies with the ratio of digit line to cell capacitance, that the Intel sense amplifier should have twice the available signal as does the MOSTEK version. Since the digit line halves (or quarters) are precharged during the RAS inactive time (t_{RP}) to (hopefully) equal voltage, and since any difference in the starting values of the digit line voltages subtract directly from the available signal, MOSTEK may be rather more concerned about the precharge time than Intel, and, in fact, the value of t_{RP} for the MOSTEK 150 nanosecond part is specified to be 100 nanoseconds, while the t_{RP} value for the Intel 200 nanosecond part is actually smaller (75 nanoseconds).

On the other hand, the substrate (back of the chip) may be considered a noise collector which couples all areas of the circuit together. Since the clocks and decoders, prime noise generators, are strung along the short diminsion of both chips, a reasonable estimate of the substrate noise would be that it peaks in the center of the short axis, falling to

zero toward the edges. The sense amplifiers in the MOSTEK design are located in the center and would presumably see a balanced noise coupling onto the digit lines, while the Intel sense amplifiers, located at the one quarter and three quarter points, might see more noise coupled onto the digit line quarters near the chip center than on the outer digit line quarters.

Since the sense amplifier naturally inverts one of the digit lines, it would be convenient if the test equipment made provision for exclusive - OR'ing either the most significant row address bit (for the MOSTEK design) or the second most significant row address bit (for the Intel design) with data into and out of the device under test such that a programmed input of all "ones" would be stored by the chip as all "highs". This facility would greatly simplify refresh and disturb tests. Of course, the sense amplifier inversion is logically removed by the chip itself so that it is transparent to the user, but the capability would be extremely useful in a test environment.

Both MOSTEK and Intel have resorted to the double-level polysilicon gate process to reduce the area of the memory cell. The process is basically an extension of the single-level polysilicon gate process common in the semi-conductor industry for years. Figure 5 is a basic comparison of the POLY IITM process as implemented by MOSTEK, and the standard single level poly process. There is only one additional mask required, plus one extra deposition and one extra oxidation step. Figure 6 depicts a crosssection through the cell and the cell schematic. The transfer gate (POLY II transistor) is used only in the cell; the threshold voltage for this transitor may be adjusted independently of the threshold voltage of the peripheral transistors. The ratio of digit line to cell capacitance is about 20:1 for the MOSTEK design and approximately 13:1 for the Intel.

MK4116 CELL AND CROSS—SECTION Figure 6




Figure 7 shows the cell layout which with minor variations, is used by both MOSTEK and Intel. The adjacent cells are located either on the same row or on rows separated by one word line and are always on adjacent columns. The first level polysilicon sheet which forms the common capacitor plate for all cells also forms the gate of an MOS field transistor which links neighboring cells. It may therefore be necessary to check for cell to cell interactions due to less than ideal field threshold voltage of this device. Also, the channel length of the transfer gate is determined by the relative alignment of first poly to second. If the misalignment is too great, the threshold voltage of the transfer gate may be reduced due to

short channel effects, making it advisable to check carefully for data loss due to the inability to keep deselected cells from leaking through the transfer gate to the digit line.


TEST PATTERNS

The problem of developing test patterns to test memories for various pattern sensitivities has been extensively reported in the literature (8)(9)(10). More recently, the emphasis has shifted towards analysis of the design and adoption of test sequences which exploit possible weaknesses (11). This approach is necessary if test times for 16K RAM's are to be kept within practical bounds. The following information, although believed to be general, applies specifically to the MOSTEK design.

The 16K RAM is basically a synchronous machine built around a rectangular memory array. the coordinates of which are "rows" and "columns". The synchronous machine provides the timing control for the input latches, row decoder, sense amplifier, column decoder, write circuitry, and output latch. In contrast to earlier, asynchronous RAM's, the 16K nearly always fails digitally. That is, if a problem exists with the input latches, the wrong output will be generated (but not a "late" output which is correct but delayed by, for example, poor input levels). There is no "worst-case" pattern for access time since access time is controlled by the internal clock generators. This greatly simplifies the testing of gross functionality, which must only assure cell uniqueness and output validity over the specified timing and power supply ranges.

On the other hand, the memory array and sense amplifiers must still be checked for pattern sensitivities. Considering the signal detection capabilities of the sense amplifier, and its precharge requirements, a probable "worst-case" pattern for a sense amplifier is a single bit of DATA in a field of DATA. If such a pattern is run in a "row fast" mode, each sense amplifier will be required to perform some number of reads of DATA, a single detection of DATA, and complete the scan reading DATA. If the DATA bit occupies, at some time, each of the locations along the digit line, the ability of the sense amplifier to pick signal out of noise and to remove completely any influence of the preceding cycles on the present cycle will have been checked. Note that this pattern would require only as many scans as there are bits per sense amplifier, and that all columns can be checked simultaneously.

MK4116 CELL LAYOUT



Considering the row select function, noise coupling considerations indicate that here too a worst case pattern might be either a single DATA bit in a field of DATA, or, perhaps, a solid field. Here also the word "field" has a restricted meaning, applying only to all cells connected to a single row select line.

Several patterns check for the above failure modes efficiently; one of particular interest is the 2N^{3/2} "Moving Diagonal" pattern, which requires 128 write-read scans through the entire array. On the first scan, all bits are written to DATA with the exception of the 128 bits along the major diagonal which are written to DATA. The read scan verifies the correct operation of the array under these conditions. On each succeeding scan, the position of the diagonal of DATA is shifted until, on the 128 scan, it has occupied every possible position in the array. Each cell has once been the only DATA cell in a row and column of DATA. This pattern has proven to be quite effective in screening the 16K RAM.

Refresh tests can be separated into two categories: still and dynamic. Still refresh tests are per-

formed by writing all locations, pausing for the refresh interval with RAS and CAS inactive (high). and reading all cells. The inactive pause allows the cells to leak low but also allows internal nodes which are bootstrapped above VDD by the trailing edge of RAS or CAS to decay so that both the cells and the dynamic periphery are tested. Unfortunately, such a test normally is not worst case for the cell, as noise generated during active cycles can contribute to the loss of data in the cell. The dynamic refresh tests write data into some subset of cell (normally half of the cells) and, during the refresh interval, perform either read or write cycles on the cells not being tested, the intent being to couple charge-degrading noise onto the unaccessed test cells. Both tests are necessary to completely guarantee functionality of the 16K.

During the active portion of a cycle, 127 of the 128 rows are not selected, and must remain at OFF to prevent partial selection of a transfer gate. A test with maximum active time provides greatest opportunity for such partial selection to occur. This test might perform a write scan with minimum precharge times (t_{RP}) and maximum active time (t_{RAS}), followed by a read-modify-write scan under the same basic timing conditions, followed by a read scan to verify the "modify-write" operation. This important test is often overlooked but is in fact worst-case for many of the internal circuits.

For users desiring a basic but adequate test sequence, the above patterns provide a good starting point. Figure 8 summarizes such a sequence which should provide a reasonable degree of confidence in any RAM which passed. Special timing modes and certain timing parameters would be left unchecked, but could be easily added if desired. This test sequence requires (28N + 4N³/₂) cycles, of which all but 8N may be at the fastest allowable cycle rate. The 8N are at the slowest allowable cycle rate (maximum cycle length). If the cycle times are 375 nanoseconds and 10 microseconds, respectively, this sequence would execute in just over 4.5 seconds, exclusive of tester overhead and power supply settling times.

POSSIBLE MINIMUM TEST SEQUENCE FOR 16K RAM Figure 8

TEST DESCRIPTION	DATA PATTERN	FUNCTION	POWER S	UPPLIES V _{BB}	CYCLE COUNT
MAXIMUM CYCLE	DIAGONAL	FUNCTIONALITY	13.2	-4.5	2N (t cyc = 10 μ S)
	DIAGONAL		13.2	-5.5	$2N (t cyc = 10 \mu S)$
	DIAGONAL		10.8	-5.5	$2N (t cyc = 10 \mu S)$
	DIAGONAL		10.8	-4.5	2N (t cyc = 10 μ S)
LOAD READ	PARITY and PARITY		10.8	-5.5	2N
			10.8	-4.5	2N
			13.2	-5.5	2N
			13.2	-4.5	2N
LOAD READ	CHECKERBOARD and CHECKERBOARD	BIT INTERACTIONS	10.8	-5.5	2N
			10.8	4.5	2N
			13.2	-5.5	2N
			13.2	-4.5	2N
MOVING	DIAGONAL	FUNCTIONALITY	10.8	-5.5	_{2N} 3/2
DIAGONAL			13.2	-4.5	2N ^{3/2}
DYNAMIC REFRESH	ALTERNATE ROWS	DATA RETENTION	10.8	-5.5	1N + 2 mS
DYNAMIC REFRESH	ALTERNATE ROWS	DATA RETENTION	10.8	5.5	1N + 2 mS
STILL REFRESH	ALL HIGHS	DATA RETENTION	10.8	-5.5	2N + 2 mS

REFERENCES

MOSTEK 1977 MEMORY PRODUCTS CATALOG, pages VII-1 through VII-15.

Battett, C.R., and Smith, R.C. "Failure Modes and Reliability of Dynamic RAMS", COMPCON Spring 1977 Technical Digest, March 1977, pp. 179-182.

Peck, D.S. and Zierdt, C.R., "The Reliability of Semiconductor Devices in the Bell System", Proceedings of the IEEE, Vol. 62, No. 2, February 1974, pp. 185-211.

Brown, J.R. Jr. "Timing Pecularities of the 16 Pin Multiplexed Address RAM", Burroughs Technical Memorandum, November 1976.

Ahlquist, C.N., et al, "A 16384 — Bit Dynamic RAM", IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 5, October 1976, pp. 570-573.

Schroeder, P.R., and Proebsting, R.J., "A 16K x 1 Bit Dynamic RAM, ISSCC Digest of Technical Papers, February 1977, pp. 12-13.

Kuo, C.K., et al, "16-K RAM Built with Proven Process May Offer High Start-Up Reliability", Electronics, May 13, 1976, pp. 83-86.

Huston, R.E., "Testing Semiconductor Memories", 1973 Symposium on Semiconductor Memory Testing Digest of Papers, October 1973, pp. 27-62;

Feldmann, D., and Healy, J.E., "Probleme bei der Freigabe - und Wareneingangspruefung von Halbleiterspeichern", Elektro-Anzeiger, No. 18, September 24, 1976.

Cocking, J., "RAM Test Patterns and Test Strategy", 1975 Semiconductor Test Symposium, Digest of Papers, October 1975, pp. 1-8.

Foss, R.C., and Harlan, R., "MOS Dynamic RAM—Design for Testability", 1976 Semiconductor Test Symposium, Digest of Papers, October 1976, pp. 9-12



OPTIMIZED TESTING OF 16K RAMS

Testing

The new generation of 16K dynamic MOS memories places a much greater burden on the test engineer than did the earlier 1K and 4K designs. The size of the memory means that generalized test sequences which test these devices as black boxes will be far too expensive in terms of test time per device. Even though the semiconductor industry appears to have standardized on one compatible pin-out with the major controversies being decided in favor of 128 cycle refresh and output latch controlled by the column address strobe as in the MOSTEK MK 4116. there are pitfalls for the user who does not appreciate the fact that vendor design and testing differences will result in devices with different characteristics. Test sequences which do not comprehend these differences will not be successful in eliminating marginal devices. Therefore, the test engineer must acquire an in-depth knowledge of each vendor's device and the test sequences utilized must reflect this knowledge.

The following table illustrates graphically the test time penalties paid in moving from 4K to 16K:

	Test times for	various test patterns (375 ns cycle)
	N=4096	N=16384
2N (Load-Read)	3 mS	12 mS
2N ^{3/2} (Moving pattern, row or column ping-pong)	197 mS	1. 6 Sec
2N ² (Ping-pong) GALPAT)	12. 6 Sec	201 Sec

When testing the 4K RAM, the test engineer could treat the device as a black box, generate all address transitions by using N² patterns, and hope for the best. Using such an approach on the 16K would result in a tester throughput of fewer than 400 parts per day.

TEST TEMPERATURE

The single most important decision to be made concerning dynamic RAM testing is test temperature. MOS devices have three basic parameters which are functions of temperature: threshold voltage, carrier mobility, and leakage currents. For N-channel silicon gate processes, threshold voltage is typically 200 millivolts lower at 100°C than at 0°C. Carrier mobility, which relates to transistor gain and therefore to circuit speed, is about 25% lower at 100°C than at 0°C. The effects of these two variables, once charac-

terized for a particular device, may be easily included by adjusting parameters such as input and output levels for the temperature range variations expected. A third variable, leakage current, is more dramatic in its effect on the device.

The refresh time of any dynamic MOS Memory may be expressed by

tREF=Ae-BT

where T is junction temperature in °C

B is a variable relating the magnitude of the generation — recombination current to the junction temperature (units of 1/°C)

and

A is a scaling constant reflecting such variables as junction area, sense amplifier design, bulk defect density.

Typical values for the variable B range from 0.053/°C to 0.060/°C implying a temperature behavior in which refresh time is halved for every 11.6°C to 13.1°C increase in junction temperature.

Testing should be conducted at elevated temperatures in order that this large variation may be tested without having to extrapolate from some non-worst-case temperature. (Since mobility is also worst-case at elevated temperature, most timing parameters are also worst-case at elevated temperatures and need not be guardbanded.)


Most 16K RAMS are specified over the temperature range 0 °C to 70 °C ambient. The junction temperature TJ depends, however, on the power dissipation (PD) of the device by the equation

$$T_J = T_A + P_D \theta_{JAX}$$

Where $\theta_{\rm JAX}$ is the thermal impedance between the device junction and system ambient. Figure 1 graphs this equation for $\theta_{\rm JAX}=70\,^{\circ}{\rm C}$ per watt (standard 16 pin ceramic dual in line package).

If the device junction temperature is stabilized by using a long warm-up cycle prior to the first test, the proper test temperature is the system ambient temperature. If the test is short enough that the junction temperature does not rise appreciably under test, the proper test temperature is the junction temperature given in Figure 1. For example, a device which dissipates 430 mW must be tested at $T_J=100^{\circ}C$ in order to guarantee functionality at $T_A=70^{\circ}C$.

JUNCTION TEMPERATURE VS. POWER DISSIPATION



THE MOSTEK MK 4116


The block diagram of the MOSTEK MK 4116 (Figure 2) may be examined for testing implications. Note that the address input buffers are shared while the row and column decoders are independent. An addressing scheme which provides the maximum possible number of bit reversals per cycle will check

for possible interactions due to the previous address. This can be accomplished efficiently in a basic load-read (2N) test by using one of the addressing schemes variously referred to as "address complement", "address select", or "MASEST".

Note further that the data out buffer is timed exclusively by an internal clock generator driven by CAS. There is no reason, then, to search for some test sequence or data pattern which is "worst-case" for the access time. Access time is absolutely determined by clock delays internal to the circuit and is only influenced by influencing these delays. Access time, along with most other timing parameters is worst-case at low VDD (+10.8 volts). VBB has almost no influence on access time.

Still referring to Figure 2, note that there are two 8K sub-arrays split by the sense-refresh amplifiers in the middle and having "dummy cells" at each side. These establish a voltage reference for the balanced sense amplifiers. One of the array halves, therefore, inverts data and will store an input "one" as a <u>low</u> level in the storage cell (a second inversion is performed by the output circuitry so that this internal inversion is not seen at the device terminals). This inversion must be taken into account when performing a refresh test.

BLOCK DIAGRAM MK4116 Figure 2



The layout of the storage cell in the MK 4116 is shown in Figure 3. This is a conventional one-transistor dynamic storage cell, although implemented by using MOSTEK's double-level polysilicon (Poly IITM) process. The row (word) select lines are metal, eliminating concern over propagation delays down the long 80 mil word lines. Data transfer to and from the cell is through the diffused column (digit) lines. The top plate of the storage capacitor is VDD (first level of polysilicon) which allows charge to be stored in the depleted region beneath this level. Metal word lines contact the second poly level which forms the gate of the transfer device isolating the storage cell from the digit line. The cell is relatively insensitive to variations in the doping level of both first and second poly. In fact, performance of the cell is primarily influenced by junction depth, oxide thickness, and mask geometry, all parameters which tend to remain constant.

MK4116 CELL LAYOUT

Figure 3





Figure 4 relates the cell, sense amplifier, and dummy cells. This figure provides a measure of topological information in addition to the electrical schematic. Capacitor-to-capacitor adjacencies in Figure 4 were carefully drawn to reflect the physical relationship of the actual layout.

MK4116 CELL, DUMMY CELL, SENSE AMPLIFIER Figure 4



Because of the cell layout, tests to eliminate bit-to-bit sensitivities need to be considered carefully. The conventional "checkboard" pattern will result in an alternating bit-by-bit data pattern, as usual, but a "vertical bar" pattern consisting of alternate columns of highs and lows will accomplish the same result.

Two neighboring bits which might influence one another may be located on the same row or be separated by one row, but will not be on adjacent rows. Such bits <u>must</u> be on adjacent columns. There is also a topological mapping in the decoder layout which must be considered if rows and columns are to be accessed in a sequential manner.

SENSE AMPLIFIER MARGIN

Sense amp operation is straightforward:

- Digit and Digit lines are precharged high, word lines and the dummy cell are precharged low, and LATCH is precharged high.
- 2. The selected word line turns on to VDD along with the dummy word line accessing the dummy cells in the array half which does not contain the accessed cells. The accessed cells are thus connected via the transfer gates to the digit and digit lines. Charge redistribution between the cells and digit lines causes a voltage drop on the digit line of zero to 0.3 volts if the cell contained a high level (depending on the amount of decay in the cell since the last access), or of about 0.5 volts if the cell was initially low. The dummy cell pulls the digit line down by 0.4 volts.
- Latch is driven to ground allowing the balanced sense amplifier to discharge the digit or digit line, whichever started at the lower voltage.

Accessing a stored low level requires that the digit line be discharged by the cell, whereas accessing a stored high level is accomplished whenever the digit line is relatively undisturbed.

Design and layout of the storage array and sense amplifier is complicated by the presence on critical nodes of noise which adds to or subtracts from signal voltages, causing a data-dependent reduction in overall margin. The data pattern which creates worst-case coupling and smallest margins in the MK 4116 is a solid field of discharged cells.

Insufficient precharge of the sense amplifier, which can arise from several distinct types of processing defects, causes the result of the current cycle to depend upon the preceding cycle. One data pattern which efficiently checks for such failure modes is the "major diagonal" or its extension, the $2N^{3/2}$ "moving diagonal". Beginning with a major diagonal of ones in a field of zeroes, each successive pass through the memory moves the diagonal up one

position such that in 128 passes it has occupied every possible position. Each bit has then been the only high in a row and column of low bits.

REFRESH TESTING

Refresh tests may be roughly divided into two subgroups — active and static. Active refresh indicates that the device is continuously operated for the period during which the unaddressed row or rows is allowed to decay.

Such a test provides an opportunity for increased cell leakage, either by sub-threshold conduction through transfer gates whose word line has been driven slightly positive due to noise coupling, by cell to cell leakage if the disturbing cycles are conducted on adjacent cells, or by charge carriers injected into the substrate by some nearby node. On the other hand, a static refresh test in which both RAS and CAS remain inactive for the entire refresh interval allows internally precharged nodes to decay. Such a test insures that, in addition to data being retained for the refresh interval, the peripheral circuits are also functioning after the pause.

If the refresh tests are being conducted at elevated temperatures with a stable junction temperature, the worst voltage corner for refresh is low VDD (10.8 volts) and high VBB (-5.5 volts). If the devices are allowed to self-heat prior to testing, then the high VDD (13.2 volt) corner provides maximum power dissipation, maximum junction temperature, and minimum refresh time. In any event, high VBB results in higher leakage current and shorter refresh times.

DECODER AND I/O

In addition to functional tests to check for the failure modes just described it is, of course, necessary to verify proper operation of the decoders and the input and output of data. Here no special techniques are required beyond those widely utilized in industry 1K and 4K RAM testing since this functionality may be proven with simple 2N tests. In fact, testing of the MK 4116 with its data output latch controlled exclusively by CAS is much simpler since there is no influence on the current cycle by a previous cycle as is the case for latched output designs. Parametric tests verifying input and output leakage specifications are also identical to that required by 4K devices, although here again the control of data out by CAS simplifies the output leakage measurement.

SUMMARY

Some of the basic failure mechanisms of the MK 4116 have been explained, along with suggested tests which efficiently isolate each mechanism. The only other required tests check the remaining data sheet timing parameters at the specified voltage limits to verify mimimum and maximum values, and are simple load-read patterns. It should be possible to implement a highly effective device screen which takes no longer than 20 seconds per device and still provides high confidence that defective devices will be eliminated



TERMINAL CHARACTERISTICS OF THE MK4116


Testing

INPUT PROTECTION CIRCUIT

All signal inputs to the MK 4116 have the input protection circuit shown in Figure 1 integrated onto the chip. The purpose of the circuit is to protect the device from damage caused by static voltages that may be encountered during shipping and handling.

INPUT PROTECTIVE CIRCUITRY

Figure 1



 T_1 is a metal gate field transistor having a threshold voltage of approximately 12 volts, and D_1 is a N^+ —P diode whose breakdown is lowered by the presence of a gate electrode at substrate (VBB) potential on the periphery of the diode.

Conventional testing of the electrostatic protection devices using a 50–100 picofarad capacitor charged to some variable potential in the range of 500 to 1000 volts and discharged into the input through a 1K-2K ohm resistor have been performed by MOSTEK and demonstrate that the protection is adequate. Customer tests of the protective devices should be limited to 50 picofarads, 500 volts discharged through a 1K ohm resistor. Exposure to conditions exceeding these may affect reliability of the device.

All power supply inputs (V_{DD} , V_{CC} , V_{SS}) are essentially large area N⁺ diffusions to the P-type substrate (V_{BB}).

The functional circuitry for the clock inputs (RAS, CAS, WRITE) looks like:


CLOCK INPUT CIRCUIT Figure 2 PAD INPUT PROTECT PAD INPUT PROTECT

which is a fairly conventional MOS inverter. When determining the input capacitance of any such circuit, the power supplies should be at normal operational levels and, if an AC signal is supplied at the input, the amplitude of this signal should be normal (0-3 volts) to reduce the voltage gain and therefore the Miller capacitance of the input stage.

The input stage for address and data input signals is:

ADDRESS AND DATA INPUTS


Figure 3



where T_A is an internally generated clock and V_{RR} an internally generated reference voltage (approximately one-eighth of V_{DD}). T_A isolates the storage capacitor C_A from the external signal as soon as possible after \overline{RAS} or \overline{CAS} , allowing the applied signal to change during the operation of the internal latch. Note that, if the external signal switches to a level more than one threshold voltage below ground (or has negative undershoot going more than one threshold below ground) the transistor T_2 may turn back on at the improper moment, allowing the discharge of capacitor C_A and resulting in improper operation of the input latch. This is the reason that the V_{IL} of all signals is limited to -1.0 volts in the negative direction.

The data output circuitry is given in Figure 4. DATA OUTPUT CIRCUITRY

Figure 4



In general, extreme care must be exercised when making measurements on the DOUT that both the transistors of the output stage are turned "OFF". It is sufficient on the MK 4116 (although not on the earlier MK 4027 which has a latched output) to have

VDD and VBB within the normal operating range and the CAS level above 2.7 volts (VIHC). Under these conditions, both transistors will be held "OFF" and leakage measurements may be made on the output pin



ADDRESSING CONSIDERATIONS WHEN TESTING THE MK4116

Testing

Customer engineers responsible for evaluation and incoming testing of Random Access Memories normally require a description of the internal topology of a device in order to check for "worst case" patterns or to optimize test sequences. This paper will provide such information for the MK 4116 16-kilobit dynamic RAM.

Due to the complexity of the part, this information is not quite so straightforward as in earlier RAMs produced by MOSTEK. It is necessary that the test engineer keep in mind four separate topological alterations:

1. Address Topology

The labels for address pins as given on the MK 4116 data sheet were selected for marketing convenience and do not reflect the internal least significant bit (LSB) to most significant bit (MSB) layout. It is necessary to relabel the seven address lines according to Figure 1.

All references in this paper to a particular address are understood to refer to the actual MK 4116 address, not the data sheet address.

2. Decode Topology

Efficient layout of the row and column decoders results in a scramble of the address inputs which must be observed if, for example, it is required that rows and columns be accessed in a "nearest neighbor" manner. The logic necessary to descramble this decode topology is given in Figure 2. Note carefully that Figure 2 gives addresses in terms of their row (R_{n}) and column (C_{n}) components. The multiplexing of R_{n} and C_{n} such that R_{n} is valid at \overline{RAS} time and C_{n} is valid at \overline{CAS} time produces the address input A_{n} .

3. Data Polarity

Utilization of a balanced sense amp located between rows 6310 and 6410 of the matrix requires that one of the two halves of the matrix invert data (this inversion is comprehended by internal circuitry so that it is

transparent to the user). If it is necessary, for example, to write all 16 kilobits to a charged state, the data polarity of Figure 3 must be observed.

4. Bit Topology

Maximum utilization of silicon real estate required that the matrix layout be done as indicated by Figure 4.

Note that instead of "conventional" layouts which have all cells on the same side of the bit line, the cells of the MK 4116 are laid out in pairs, one on each side of the bit line. Also, in contrast to "conventional" layouts having the transfer gates in one row, the transfer gates associated with one word line in the MK 4116 occur in pairs, one above and one below the (metal) word line. This layout has implications for the test engineer. For example, a data pattern which writes alternate columns to the same data state (called by MOSTEK "VBAR") will perform a check for bit-to-bit shorts as well as the conventional "checkerboard" pattern. The addressing sequences required to perform a "nearest neighbor disturb" are therefore a function of both the decode and the bit topology.


For the sake of completeness, although not strictly necessary, Figure 5 relates the location of inputs and the individual bits to the actual chip.

TRANSFORMATION FROM DATA SHEET PIN NAMES TO MK4116 INTERNAL PIN NAMES Figure 1

PIN <u>NUMBER</u>	MK 4116 DATA SHEET	MK 4116 ACTUAL
13 10	A ₆ A ₅	A ₀ A ₁
11 12	A4	A2
7	A3 A1	A3 A4
6	A ₂	A5 A6
5	Α0	A ₆

EXTERNAL ADDRESS TRANSFORMATION REQUIRED TO DESCRAMBLE MK4116 INTERNAL DECODER (MULTIPLEXER NOT SHOWN)

Figure 2



are used solely to indicate the logic function "Exclusive — OR" and "NOT", respectively; The above figure is not a suggested implementation of logic.

EXTERNAL TRANSFORMATION NECESSARY TO COUNTERACT THE INTERNAL INVERSION OF DATA WITHIN THE MK4116

Figure 3




NOTE: The same transformation will be required on the D_{OUT} of the MK 4116. This data inversion is transparent to the user and need be considered only in testing of the MK 4116.


NOTE: The logic symbol is used solely to indicate the logic function

"Exclusive — OR". The above figure is not a suggested implementation of logic.

INTERNAL BIT TOPOLOGY OF THE MK4116 Figure 4



The area represented here is physically located in the lower right hand corner of the bottom half array. (See Figure 5)





MK4116 POST BURN-IN FUNCTIONAL TEST DESCRIPTION

Testing

This defines the functional test sequence used by MOSTEK for post burn-in final testing of its 16384 bit dynamic randon-access memory, the MK 4116. The same sequence, with Test No. 4 deleted, is used for the QC audit performed immediately prior to shipment, and for periodic readings during all life test studies performed by MOSTEK. The testers used for all such testing at MOSTEK are Siemens 203 (or an earlier version of the same basic tester, the Computest V200).

The test temperature is an equivalent junction temperature for operation at 70°C continuous still air ambient as calcualted from the equation

$$T_J = T_A + P_D \theta_{JX}$$
.

Any parameter which is not worst-case at the elevated temperature is compensated to account for variation over the 0°C-70°C specified operating temperature range.

All timing edges are set to data sheet limits plus or minus guardband deltas where appropriate; the power supplies are set to the minimum and maximum data sheet limits plus or minus appropriate guardband deltas (with the exception of VCC which

set to the minimum data sheet level only). Input levels are

VIH = minimum data sheet limit minus guardband delta

VIHC = minimum data sheet limit minus guard-

VIL = maximum data sheet limit plus guardband delta.

unless otherwise noted. The output load is as shown in the attached figure.

MOSTEK reserves the right to make changes in this test sequence at any time and without notice.

OUTPUT LOAD Figure 5 VBIAS (8.38 volts at MOSTEK Final Test) 402 Ω TO COMPARATOR C_L 100pF 125Ω

TEST NO.	TITLE	DESCRIPTION	REASON
_	Continuity (low bias)	Force $-$ 0.7 volts relative to VBB on each pin in turn, and check for a current of 100 μA or greater on each pin. If a pin fails continuity, High Bias Continuity (Test 2) is attempted.	
2	Continuity (high bias- attempted only if Test 1 fails)	Force -5.0 volts relative to VBB on each pin in turn, and check for a current of $100~\mu$ A or greater on each pin. If all pins pass this test, the part is rejected as a "high substrate resistance" part.	
м	Pre-stress	An address parity data pattern is written into the matrix using a binary addressing sequence (rows fast). The data pattern is immediately read back using the same addressing sequence. The write and read sequences are repeated for data complement.	This test checks for minimum functionality.
4	Stress	Multiple runs are made using a procedure the same as Test 3 except that errors are ignored and the voltage between the power supplies is increased.	Places maximum field intensity across gate oxides.
വ	Post-stress	Same as Test 3	This test checks to see if the stress either destroyed or latched up the part.
9	IDD operating (average) (IDD1)	With VBB at the data sheed minimum and VDD at the data sheet maximum, measure IDD (average) while repetitively writing "zero" at location (0,0) at minimum tRC. Reject the part of the measured value exceeds IDD2 (max).	
7	Substrate Leakage (IBB2)	All pins other than VBB are grounded. VBB is biased at -20 volts through the meter and checked for less than $10\mu\text{A}$ leakage current.	

TEST NO.	TITLE	DESCRIPTION	REASON
ω	Input Leakage (I ₁ (L))	VBB is biased at -5 volts with respect to all other supplies, ground, and the output pin. All inputs are forced to 0 volts and the current measured on each individual input is considered a failure if it exceeds $7 \mu A$ magnitude. 10 volts is then forced sequentially on each input, and the current is again measured to the same fail condition.	
ത	IDD Standby	The device is powered up with minimum VBB, maximum VDD, and maximum VCC. The output is left floating and unused inputs are forced to 0 volts. Multiple toggles between 5 volts and 0 volts are applied to RAS and CAS; after toggling RAS and CAS are at 5 volts. The maximum IDD in the standby state is then measured.	
01	Output Leakage (Io(L))	The device is powered up with maximum VDD, maximum VCC, and minimum VBB. Unused inputs are forced to 0 volts. Multiple toggles between 5 volts and 0 volts are applied to RAS and CAS; after toggling, RAS and CAS are at 5 volts. 5.5 volts is connected to the output pin through the meter, and the current is measured against a failure condition of leakage greater than 7 μ A. The output pin is then forced to 0 volts and the current is again measured against the same failure conditions.	
Ε	VBUMP	At minimum VDD and maximum VBB the entire matrix is written to discharge cells. The VDD and VBB supplies are then slewed in the positive direction, and the entire matrix is read for discharge cells.	This test verifies proper sense amp margins for detection of low storage states.
12	Start-up — Address Parity	After powering up all supplies from 0 volts, eight RAS-only cycles at maximum cycle time are executed before the entire matrix is written with complement data using a binary addressing sequence (rows fast). It is then read for complement data, written with true data, and finally read for true data using the same addressing sequence.	This test checks that the internal circuitry is adequately initialized with 8 preliminary cycles.

TEST NO.	TITLE	DESCRIPTION	REASON
<u>6</u>	TMOD-Diagonal	The entire matrix is written to a background of complement data. Using a binary addressing sequence (rows fast) the matrix is written using cycles with \overline{RAS} and \overline{CAS} active pulse widths of $10\mu SEC$. There is a standby stall executed after each column has been written to finish the refresh limit interval. The matrix is then read using the same length cycles and addressing scheme with no standby stalls. The procedure is repeated for complement data.	This test checks both the ability to write and the validity of the output data at the end of a long active cycle. It checks the ability of the row decoders to hold the 127 non-selected row lines "OFF" during a long active cycle, and the ability of the sense amplifiers to read a single bit in a field of complement data.
41	YFAST-Rows 0, 63, 64, 127	Using a binary addressing sequence in a column fast mode, the matrix is written with data until the refresh limit interval is reached. At that time each row is refreshed using a single RAS-only cycle. The entire matrix is written, read, written with complement data, and read for complement data is this matter.	This test checks for column decoder noise effects on the sense amps and for the othernoise related failure modes.
5	Page Mode-Address Parity	Using a binary addressing sequence (rows fast), the entire matrix is written to a background of zeroes. For the number of page cycles that can be executed during the RAS active time of 10μ seconds, each row is written with true data. A portion of all 128 rows is written, read, written with complement data, and read for complement data using page mode. This procedure is repeated for a new set of addresses until the entire matrix has been finished. Finally using a normal cycle binary addressing sequence (rows fast) the entire matrix is read for complement data.	This test checks reading, writing, and duration of page mode operation. It also checks the refresh limit interval.
16	Early <u>CAS</u> , Late <u>Write</u> - Displaced double checker- board	Using a binary addressing sequence (rows fast) throughout this test, the entire matrix is written with complement data, written with true data,	This test checks for the refresh limit during an inactive stall as well as "Early

TEST NO.	TITLE	DESCRIPTION	REASON
		read for true data, and written with complement data using normal cycles. Using a late write cycle, the matrix is read for complement data and written with true data in the same cycle. After the entire matrix is written, a standby stall is executed for the refresh limit interval. Using a late write cycle, the matrix is read for true data and written with complement data in the same cycle. Another standby stall for the refresh limit interval follows. The matrix is read for complement data using normal cycles. Finally, the entire matrix is written with true data, and read for complement data, and read for complement data, and read for complement data using cycles with minimum tRCD.	CAS'' and "Late Write" modes of operation.
17	Address Complement Horizontal Bars	Using a rows fast, complement addressing sequence (address, address complement, address + 1,), the entire matrix is written, read, written with complement data, and read for complement data.	This test checks the integgrity of the address latches and decoders using an addressing sequence which generates many transitions on all address inputs.
81	March-Ones	Using a binary addressing sequence (rows fast), the entire matrix is written with true data. The matrix is then scanned by first reading a cell, then writing it with complement data, and finally reading it for complement data before proceding to the next cell location. The memory is scanned again by reading a cell for complement data, then writing it with true data, and finally reading it for true data before proceding to the next cell location. The procedure is then repeated with the addresses complemented during an identical data and data complement sequence.	Checks for address uniqueness.
19	March-Checkerboard	Same as Test 17.	

TEST NO.	TITLE	DESCRIPTION	REASON
20	High Impedance Output State	Using a binary addressing sequence (rows fast), the entire matrix is written with ones and the output is checked to be in an open-circuit state. Next, while the entire matrix is read, the output is checked to be in an open-circuit state during the time \overline{CAS} is in precharge. The procedure is repeated with zeroes as the data.	This test checks the open- circuit state of DOUT.
21	Vertical Bar	Using a binary addressing sequence (rows fast), the entire matrix is written to a background of complement data. Then the matrix is written with complement data, and finally read for complement data.	Checks for column decoder or adjacent bit interactions.
22	Vertical Bar; Wide inputs	This test is the same as Test 20 except input signal levels are at the data sheet extremes.	
23	Double Checkerboard	Same as Test 20	
24	Ones	Same as Test 20	
25	Walking Diagonal	This is the same as Test 20 except the test is run with the diagonal in all 128 possible positions.	
56	Matrix High	Using a binary addressing sequence (rows fast), all the cells in the matrix are written to a charged state. For the refresh limit interval an attempt is made to disturb half the matrix by generating write cycles which use column fast complement addressing. The test half of the matrix is then read for charged cells. The other half of the matrix is tested for the refresh with the same procedure (the disturbs generated use column fast addressing).	This test checks refresh in a dynamic disturb environment.

TEST NO. TITLE	TITLE	DESCRIPTION	REASON
27	Matrix Low	This is the same as Test 25 except the cells in the matrix are written to the discharged state and the disturb time is 100 milliseconds.	This test checks for faulty gate oxides which allow discharged cells to leak toward VDD.
88	tCRP-Address Parity	This is the same as Test 20 except that \overline{CAS} goes into precharge (logic 1) after \overline{RAS} goes active (logic 0), and the output is checked for a continued valid condition for the duration of the \overline{CAS} active time.	This test checks that the output remaining is dependent only on <u>CAS</u> remaining active (logic <u>0</u>) and is independent of <u>RAS</u> returning to the inactive (precharge: logic 1) state.

PARAMETERS CHECKED **TEST NUMBER** All functional Tests trac, tcac, trp, tras (min), trsh (additional parameters tCSH, tCAS (min), tRCD (max), tRSH are listed below) trah, tasc, tcah, twp, tds, tdh Test 11 tRWL, tCWL tRAS (max), tCAS (max), tRWL, tCWL, tREF Test 12 Test 13 tRWL, tCWL, tREF Test 14 tRCS, tRCH, tWCH, tCP, tREF, tRAS (max) tRCD (min), tRCS, tRCH, tWCH, tWCR, tDHR, tREF, Test 15 tCWD, tRWD Test 16, 17, 18 tRCS, tRCH, tWCH, tWCR, tDHR 20, 21, 22 23, 24, 26 Test 19 toff (max), twcs Test 25 trcs, trch, twch, twcr, tdhr, tref

^tCRP

Test 27



TEST IMPLICATIONS OF HIGHER SPEED 16K RAMS

Testing

As the delivery of a new generation of 16K dynamic MOS random access memories reaches higher volume stages, new and more complex problems are confronting both the device test engineer and the test equipment manufacturer. Economically feasible solutions to many of the problems will require the adoption of new and sometimes controversial philosophies regarding memory testing. Certainly a more thorough characterization and knowledge of each device type is required in order to insure adequate testing within reasonable test time limits.

TESTING PROBLEMS

Probably the most obvious problem associated with testing 16K RAMs at that of test times. Since many commonly used pattern sensitivity tests vary in length as a function of the number of bits in the memory (N) by a factor of N3/2 or N2, test time considerations for production testing of 16K RAMs can be quite significant. The following table illustrates the test time penalties paid in moving from 4K RAM testing to 16K RAMs:

TEST TIMES FOR (CYCL	VARIOUS TES E RATE = 375	
	N=4096	N=16384
2N(load-read)	3ms	12ms
2N ^{3/2} (moving pattern, row or column Ping-Pong)	197ms	1.6sec.
2N ² (Ping-Pong GALPAT)	12.6sec.	201sec.


The test times listed assume only one pass testing. Testing at multiple voltage corners, timing sets, temperatures, etc. will increase the test times listed for each pattern accordingly.

A second problem which is aggravated by higher speed specifications for 16K RAMs is that timing accuracies on presently available memory test equipment are often not adequate to test particular timing specifications. For example, higher speed 16K RAM specifications call for a row address setup time specification of 0ns and a row address hold time specification of 15ns relative to the row address strobe input. For a tester specified at ±1ns accuracy on any

timing edge from the programmed value including internal clock skews, cables, driver, and transition times, the actual value of a row address hold time programmed to be 15ns could be as little as 13ns or as much as 17ns and still be within the tester specification. Since the actual device speed distribution for this parameter may be less than 10ns wide, a ± 2 ns tester accuracy could result in significant correlation problems between testers if an attempt were made to specify and test this parameter to the actual device capabilities.

A potentially more severe problem affecting 16K RAM test correlation is power supply, input, and output noise during functional testing. Power dissipation on 16K dynamic RAMs is dynamic in nature with power supply current transients sometimes in excess of 100ma occurring synchronously with internal device clock edges charging and discharging the capactive loads of internal circuit nodes. As seen in Figure 1, the rise and fall times of these current transients can sometimes be as short as 10ns. Because of these transients, it is extremely important that proper power supply decoupling techniques be used

TYPICAL CURRENT WAVEFORMS FOR MK4116 Figure 1




and that the amount of resistance and inductance in the power supply leads from the tester be minimized to insure relatively "clean" signals at the device during functional testing. However, even with extensive engineering precautions it is sometimes impractical to achieve less than two or three hundred millivolts of peak-to-peak noise on power supply and signal inputs at the device during functional testing especially when a temperature controlled handler is also involved. Temperature controlled handlers usually complicate the problem of minimizing inductance and decoupling power supplies as near to the device as possible and therefore can add significantly to the magnitude of noise at the device.


Figures 2 and 3 are examples of the relative integrity of the input signals measured at the device during functional testing of a 16K RAM with the device under the test being physically located first at the test head and then at the end of the handler interface connections. For the example shown, the total lead length for each handler interface signal connection including contactor is approximately 2 inches.

The effects of noise during functional testing vary depending on device type and test conditions. However, in general, noise problems become more severe on higher speed devices. Since the internal clocks of these devices operate at a higher speed, the current transients on the power supplies increase in magnitude and thus induce more noise than slower devices. Also the "windows" during which data is sampled become shorter on faster devices enabling noise of short durations to have a more severe effect. For example, consider a previous generation 4K RAM with a minimum specified access time of 250ns and a minimum address valid time of 60ns versus a new generation 16K RAM with a minimum specified access time of 120ns and a minimum address valid time of 15ns. The 250ns 4K RAM typically requires that the addresses be valid for a minimum of 30ns in order to interpret the address data correctly. However, on the faster 16K RAM design, in order to allow more time for system address multiplexing, a circuit was developed capable of interpreting valid addresses in less than 5ns. For the 4K RAM the effects of a noise transient of a 5ns duration on an address input during the valid address sampling time would probably be insignificant since it's magnitude would be integrated over a 30ns period but for the 16K RAM the effects of the same noise transient during it's address sampling time would obviously be much more significant. Noise transients should not cause failures in 16K RAM operation unless the peak voltages of the transients violate the specified dc opera-

16K RAM INPUT TEST SIGNALS AT TEST HEAD Figure 2

16K RAM INPUT TEST SIGNALS AT TEST SITE OF **TEMPERATURE HANDLER** Figure 3





Address Input

RAS

CAS

tion conditions for the device. Therefore for a system having a dc logic "0" level of 0.4 volts, a positive 400 millivolt noise transient should have no effect on the operation of 16K RAMs in the system specified to operate with an input logic "0" level of 0.8 volts maximum. However, under "worst case" test conditions with the dc logic "0" input level set at 0.8 volts, transients of even smaller magnitudes can cause device failures resulting in tester correlation problems.

As 16K RAM designs continue to achieve higher performance goals, the problems of distinguishing device failures versus failures induced by noise transients or timing inaccuracies of the test equipment are reaching a new order of significance. Attempts to do "worst case" testing of all specified device parameters simultaneously will usually result in the failure of some quantity of devices that actually, will meet specifications. In many cases a thorough characterization of the device design and process to be utilized can eliminate the need for 100% testing for all specified limits and conditions.

CHARACTERIZATION

The success of any characterization and resulting economically feasible production test program for a particular 16K RAM device type is highly dependent upon the RAM design. If the device is marginal and subject to complex pattern, data, temperature, or voltage sensitivities the development of a comprehensive and economically practical production test procedure could prove to be impossible. Unlike previous 1K and 4K RAM designs, deficiencies such as N² pattern sensitivities cannot be tolerated in 16K RAMs. When proper techniques are utilized, it is possible for 16K dynamic RAMs to be designed so that sensitivities due to process variations and weaknesses can be detected using relatively simple and economical address and data pattern test sequences.

The goal of a 16K RAM device characterization should be to identify any sensitivities of the particular 16K RAM design over the full production range of process parameters and the resulting production tests required that are comprehensive in screening for device sensitivities, optimized in terms of test time and economics, and operate within the constraints of the available test equipment. One of the first and most important steps in such a characterization is the selection of the sample to be analyzed. The sample should be large enough to contain a variety of process weaknesses and cover several different fabrication weeks to allow for a maximum of process parameter variation. For some tests such as timing and input voltage parameter characterization, a few hundred devices are probably sufficient, but for other tests such as pattern characterization where more random types of sensitivities can occur, several thousand devices may be required. In order to insure that particular device characteristics do not change over a period of time, it is advisable to periodically repeat portions of the characterization sequence.


Since virtually all characterization tests will be repeated at the specified temperature extremes for the device, the junction temperature at which each device should be tested in order to guarantee the specified maximum ambient temperature for that device type should be first determined. Most 16K RAMs are specified over the temperature range 0°C to 70°C ambient. The junction temperature (TJ) of each device depends on the power dissipation (PD) of that device by the equation:

$$T_J = T_A + P_D \theta_{JAX}$$

 θ JAX is the thermal impedance between the device junction and system ambient. Figure 4 is a graph of this equation for θ JAX = 70° C per watt which is standard for a 16 pin ceramic dual-in-line package. In order to calculate the proper junction test temperature for a 70° C ambient, the power dissipation on a sample of 16K RAMs must be measured operating continuously at an ambient temperature of 70° C and at the maximum specified frequency.

JUNCTION TEMPERATURE VS. POWER DISSIPATION FOR T $_{\Delta}$ =70°C

Figure 4



If the device junction temperature is stabilized by using a long warm-up period at the maximum specified operating frequency prior to the first test, the proper test temperature is the specified maximum ambient temperature. If the test is only a few seconds long, then the junction temperature will rise during test only by a few degrees and the proper test temperature should be nearer to the calculated value for junction temperature.


The first stages of the characterization tests should include an extensive analysis of the voltage, power dissipation, and timing characteristics and margins of the device. The test patterns used for these tests will generally be very simple such as a load-read checkerboard or diagonal pattern. For input voltage and timing testing, each device should first be tested at the specified limits for all parameters at the four voltage corner extremes of V_{DD} and V_{BB}. V_{CC} margin testing is usually not necessary since this power supply is connected only to the device output. Each input timing and voltage parameter should then be varied separately until a failure occurs, recording the last passing value of the parameter being tested. If during these tests any parameter evaluated appears to fail or be marginal to a specified limit, then the reason for this condition should be further evaluated with the cause being isolated to a design process or tester fault. A typical example of this type of condition for a 16K RAM might be an indication from the initial characterization data that the maximum input zero level specification of 0.9 volts on the address inputs is marginal when in fact further investigation isolates the problem to noise on the address inputs at the device during the times at which the row and column addresses were being strobed into the device. In this case it would be necessary to correct the problem on the test equipment or compensate the input zero voltage level so that the data from further characterization tests would not be erroneously influenced.

A widely used and highly effective method of characterizing power supply margins is to run a V_{DD} vs. V_{BB} schmoo plot. This method involves holding V_{DD} or V_{BB} at a fixed value while searching for the failure limits of the other power supply followed by changing the fixed value of the supply to a new value and repeating the procedure. All parameters except V_{DD} and V_{BB} should be held at the specified limits during the tests. Figure 5 is an example of a typical schmoo plot for a 16K RAM. Again any indication of a failing or marginal condition to a specified limit should be investigated further and the cause isolated.

Probably the most lengthy portion of a 16K RAM device characterization is the pattern sensitivity evaluation. In the case of many 1K and 4K RAM evaluations this portion of the characterization was not completed. Instead lengthy pattern sensitivity tests were inserted into production test programs with the hope that these tests would be effective in screening for any pattern sensitivities that might exist. This philosophy can obviously not be economically applied to 16K RAM testing.

A thorough 16K RAM pattern sensitivity characterization should include a variety of pattern tests designed to screen for different types of failure

V_{DD} VS. V_{BB} SCHMOO PLOT FOR 16K DYNAMIC RAM Figure 5



modes and sensitivities of RAMs. These tests are usually referred to by names such as load-read, address complement, march, active refresh, still refresh, walking columns, walking diagonal, galloping rows, galloping columns, write disturb, surround disturb, column disturb, and galpat. It is usually sufficient to run most of the pattern tests at maximum specified frequency but a sample of patterns such as march, address complement, and walking diagonal should also be run at the slowest specified cycle rates. Each device in the characterization sample should be screened for pattern sensitivities at the four (4) corners of the VDD and VBB power supplies and at the specified temperature extremes. The test procedure should be such that all test patterns are tried on each device regardless of previous test pattern failures for the device under test with the test conditions recorded on all failures. Because of test time constraints it should be sufficient to run the longer N2 pattern tests such as galpat on a sample of a few hundred devices covering a wide range of process parameters, while screening a larger sample of devices to the remaining pattern tests. By analyzing the data gathered from the test described, it should be possible to define a set of test patterns and conditions that is optimal in terms of test time without sacrificing test integrity. The result of an optimized test flow is that pattern tests are run only at the power supply voltage corners that have been identified as "worst case" for that pattern, and lengthy pattern sensitivity tests are utilized only when the device sensitivities that these patterns detect cannot be identified using shorter test patterns.

When sensitivities of a device to lengthy test pattern sequences are discovered, it is often possible to develop alternate test methods and patterns that result in dramatically reduced test times and are designed specifically to screen for device related failure modes. The development of such a procedure usually requires that the failure mechanism be well understood in relation to the particular device design.

A successful example of a test procedure developed to screen for a particular device sensitivity is presently being used in the production testing of one 4K RAM device. During the characterization of this device a sensitivity to a disturb type of pattern was discovered. The pattern used consisted of writing the full memory with "1's" followed by writing a "0" two thousand times at the base location. The entire memory, excluding the base cell, was then read checking for an all "1's" pattern. The base location was then written to a "1" and the entire procedure repeated with the base cell incrementing through all possible memory locations. Assuming a 500ns cycle rate, the test time for this sequence was greater than 20 seconds. Initial investigation of the problem revealed that after each base cell had been written 2000 times it was necessary to read only the column of the base location instead of the entire array in order to generate the failure mechanism, which reduced the test time to 4 seconds. Upon further investigation it was found that the failures were caused by voltages slightly in excess of the device threshold voltage being coupled onto the row select line connected to the gates of the one transistor storage cells for that row. Since the base cell on the failing column was repeatedly being written to a "O" causing the column digit bus to be low each cycle, the voltage coupled onto the failing row was sufficient to cause the stored "1" level on the failing cell to be discharged through the cell transistor somewhat each cycle. When enough disturb cycles had occurred to discharge the cell sufficiently, the failure resulted. Since the failure mechanism is highly dependent on the threshold voltage of the cell transistor which varies as a function of the VBB supply voltage, it was possible to reduce the number of disturb write cycles of the base location required from 2000 to 100 cycles by implementing the test at a VBB supply voltage 0.5 volts more positive than the specification normally allows, further reducing the test time requirement to approximately 200 milliseconds. In order to prevent an unnecessary yield loss due to the abnormal supply voltage conditions, a relaxation of the input "0" voltage level was required for the test.

PRODUCTION-TESTING

Once the initial 16K RAM device characterization is completed enough data concerning the characteristics and sensitivities of the particular design should be available to establish a logical and comprehensive production test sequence. Since single temperature production testing is economically desirable, the characterization data must be analyzed for the feasibility of insuring that all devices' specifications are met over the entire operating temperating range for the device while testing at a single temperature. The high temperature extreme virtually always proves to be the only practical choice for a single test temperature because of refresh and parameter margin characteristics of 16K dynamic RAMs. The "worst case" condition for pattern sensitivities power supply margins and timing parameters is typically at high temperatures, but the lower temperature limits can be "worst case" for some device parameters such as input levels and power dissipation. For the device parameters that prove to be the "worst case" at the lower temperature extreme, it should be possible to determine the proper quardbands to be used for high temperature testing from the characterization data.

An important factor which is too often not thoroughly comprehended in establishing the production test conditions for high performance 16K dynamic RAMs is the characteristics and limitations of the production test equipment to be utilized. As discussed previously, tester timing skews of as little as ±1ns can be significant and cause severe correlation problems considering the large number of critical input timing specifications relative to the clock inputs for 16K RAMs. Because of variables such as internal tester clocks, skews, cables to remote temperature handlers, and individual driver characteristics, controlling input timing skews to a tighter specification often proves to be impractical. Fortunately, however, for most 16K dynamic RAM designs. virtually all critical input timing parameters track the column access time of the device as a relatively constant percentage, and by analyzing the device characterization data a correlation factor for each input timing parameter relative to column access time can usually be established. Since the specified column access times, even for higher performance 16K dynamic RAMs, is a relatively large value (typically 90ns or greater), a ±2ns maximum total measurement error is of much less significance. Therefore for most 16K RAM designs, testing for the proper column access times on each device and relaxing the programmed test conditions on input timing signals by a few nanoseconds so that even "worst case" tester timing skews will not violate the specified device limits is sufficient to guarantee that all device timing specifications are met without causing severe tester correlation problems.

The problems associated with variations in signal integrity and noise are usually among the most difficult test equipment related problems to be addressed in 16K dynamic RAM testing. The maximum effort practical should be extended to insure that the integrity of the signals applied to the device under test are the best possible, but often even this does not prevent noise related tester correlation problems. For most 16K dynamic RAMs, test equipment noise related failures occur when noise transients on the input signals at the device during functional testing exceed the "worst case" specified input logic level voltages for that device. Unless the noise levels are excessive, relaxing the programmed dc input voltage levels usually eliminates most failures of this type, but may not be desirable if input voltage level specifications for the device are to be guaranteed. Even though it is not always possible to eliminate noise related device failures when testing for "worst case" input voltage levels, it is possible to separate potential noise related failures by running a portion of the test patterns for each VBB and VDD power supply voltage corner tested at relaxed dc input levels and then change the input voltage levels to the specified "worst case" limits for the remaining test patterns at that supply voltage. Devices which pass relaxed input levels tests and then fail when the specification do limits are applied can be placed through the test program software into a separate physical bin. Devices in this bin would then require further analysis in order to determine if the failures were device or noise related.

CONCLUSION

In order to establish test conditions for higher speed 16K dynamic RAMs that are effective and economical, the particular characteristics and sensitivities of both the device and production test equipment to be utilized must be understood. Test flows that are optimized for the particular characteristics of a 16K RAM design can result in dramatic savings in production testing costs without sacrifices in test integrity. However, economic success of an optimized 16K dynamic RAM test flow depends upon performing a thorough and lengthy device characterization and the choice of a design that is not sensitive to a wide variety of complex test conditions.



16K-THE NEW GENERATION DYNAMIC RAM

Technical Brief


Extensive design effort has been expended in the development of 16K RAMs to insure that many of the problems and peculiarities of the previous generation RAMs (1K's and 4K's) have been eliminated. This paper will show how such undesirable device characteristics as excessive power dissipation, inadequate noise margins (at the input and output terminals), restrictive timing, and unexplained "soft errors", have all been designed out of the new generation 16K dynamic RAMs.

Looking back at some of the popular MOS RAMs of the early 1970's, one cannot help but remember the many different device configurations, each with its own peculiar operating modes and timing restrictions. Memory devices have emerged which require multiphase, high level clocks and others with multiplexed address inputs and/or multiplexed I/O. With a strong move towards standardization, the semiconductor memory industry is in a much more fortunate situation with 16K RAMs than with any previous memory product. Never before could the user experience such numerous benefits from a single memory device.

16K Technology Overview

Before delving into the user benefits and features of 16K RAMs, it is first necessary to take a look at two of the most important, yet most often ignored aspects of a device—chip architecture and process. These two elements combine to serve as a reference point for comparing any LSI device to a similar one, and for establishing a device as a "state-of-the-art" product.

MK 4116 FUNCTIONAL DIAGRAM Figure 1.




The block diagram (functional layout) of the MOSTEK MK 4116 appears in Figure 1. The chip is organized internally as two 8K sub-arrays which form a single 128x128 balanced array. The column decoder and sense-refresh amplifiers are in the middle of the matrix and "dummy cells" are located at each side. The "dummy cells" establish a voltage reference for the balanced sense amplifiers. One of the array halves inverts data and will store an input "one" as a low level in the storage cell (a second inversion is performed by the output circuitry so that this internal inversion is not seen at the device terminals). The control circuitry surrounding the array is controlled by networks of clock generators which are activated by the externally applied Row and Column Address Strobe (RAS and CAS) signals. Access time is determined exclusively by clock delays internal to the circuit and is influenced only by influencing these internal delays. This design feature can greatly inpact testing since there is no reason to search for a test sequence or data pattern which is worst-case for access time. As a final comment, note that the address input buffers are multiplexed between row and column addresses while the row and column decoders are independent circuits. This greatly reduces the input capacitance at these terminals over previous multiplexed RAMs where each address pin was connected to two input buffer circuits.

As with most 16K RAM devices, the MOSTEK MK 4116 is fabricated with a two level N-channel polysilicon gate process and a single transistor dynamic storage cell. The two level polysilicon process greatly enhances circuit density without a substantial increase in process complexity over the standard single level N-channel polysilicon process. Both processes, however, allow independent adjustment of gate and field oxide thresholds by ionimplantation which maximizes performance, density, and reliability.

The layout of the storage cell in the MK 4116 is shown in Figure 2. This is a conventional one-transistor dynamic storage cell implemented with MOSTEK's double-level polysilicon (Poly II) process. The row (word) select lines are metal, eliminating concern over propagation delays down the long (80 mil) word lines. Data transfer to and from the cell is through the diffused column (digit) lines. The top plate of the storage capacitor is VDD (first level of polysilicon) which allows charge to be stored in the depleted region beneath this level. Metal word lines contact the second poly level which forms the gate of the transfer device isolating the storage cell from the digit line. The cell is relatively insensitive to variations in the doping level of both first and second poly. In fact, performance of the cell is primarily influenced by junction depth, oxide thickness, and mask geometry, all parameters which tend to remain constant.


MK 4116 CELL LAYOUT


Figure 2.



A cross section of a single storage cell is shown in Figure 3. Using the standard silicon gate process this cell would be made of two elements—the pass transistor and a storage capacitor. However, because of the use of two levels of poly-silicon, no layout space is required to separate these components and, therefore, should be regarded as one component only. Actual dimensions of the double-poly cell are approximately 14.5 μ m x 30 μ m. It is estimated that by the end of 1977, further refinements of the basic five mask Poly II* process technology will produce 16K RAM devices with an overall chip area less than 18,000 mil².

MK 4116 CELL AND CROSS-SECTION Figure 3.






* Actually, the Poly II process uses a total of seven mask steps. However, only five mask steps are required to define the product; the other two are very non-critical mask operations which enhance device reliability and improve yield.

Timing Considerations


Although the multiplexed address 16K RAM requires two strobe signals (RAS and CAS) for control purposes, the timing of these clocks is very flexible when compared to the original multiplexed RAM introduced in 1973. The original design made no allowances for the additional time required to perform the address multiplexing. Also, since the internal RAS and CAS clock generators functioned totally independent of one another, several unnecessary restrictions were put on the "precharge" and "refresh" operations. Several 16K RAM designs (including MOSTEK's MK 4116) have overcome these timing inconveniences by enhancing the operation of the internal clock generators and implementing a feature called "gated CAS".

The inclusion of the "gated CAS" feature allows for more flexible timing on the RAS to CAS delay time specification so that the system designer can compensate for timing skews and "uncertainties" that may be encountered in the multiplexing operation (refer to Figure 4).



Each of the control signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains, as illustrated in Figure 5, are linked together logically such that the address multiplexing operation is done outside of the critical path timing sequence for read data access.


GATED INTERNAL CLOCK CIRCUITRY Figure 5.




The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurance of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from Row Address to Column Address information.

Note that CAS can be activated at any time after tRAH and it will have no effect on the worst-case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end-points result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if CAS is applied to the device at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit. This relationship is depicted in Figure 6.

GATED CAS TIMING RELATIONSHIP Figure 6.



Also, as a result of the entertwined clock generators, precharge of all internal circuitry is initiated by \overline{RAS} going to the inactive state. This removes several timing restrictions from the trailing edge of \overline{CAS} , allowing the simplified " \overline{RAS} only" refresh operation as well as improved operation of the Data Output.



Basically, Data Out of the "unlatched" type of 16K RAM is valid within the specified access time and will remain valid until the Column Address Strobe (\overline{CAS}) is taken to the inactive state. However, in early write cycles (WRITE active low before \overline{CAS} goes low, see Figure 7) the data output will remain in the high impedance (opencircuit) state throughout the entire cycle. This type of output operation results in some very significant system implications.

Common I/O Operation – If all write operations are handled in the "early write" mode, then D_{IN} can be connected directly to D_{OUT} for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until \overline{CAS} goes back to a high level (precharge), allowing data to remain valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This makes the $\overline{RAS}/\overline{CAS}$ clock timing relationship very flexible.

Two <u>Methods of Chip Selection</u> — Since DOUT is not latched, <u>CAS</u> and/or <u>RAS</u> can be decoded for chip selection. If both <u>RAS</u> and <u>CAS</u> are decoded, then a two dimensional (X,Y) chip select array can be realized.


Noise Margins

The ability of an MOS memory device to interface with logic families outside its own has always been a marginal situation. With the new generation 16K RAM, the problems of high capacitance, high level address inputs have been eliminated along with the old familiar design glitch which caused the address inputs of several popular RAM types to source current out of their input terminals. As veteran designers might recall, this condition injected a significant current spike on the address lines which decreased noise margin and prevented the use of Schottky address drivers in the system. To overcome these problems in 16K RAM design means, that for the first time, MOS memory elements can be surrounded by high performance logic families (Schottky TTL) in the system to achieve maximum performance with adequate noise margins.

To provide wide operating margins and noise immunity desired by users, a special input stage has been incorporated into the MK 4116 to detect true TTL input levels. A circuit schematic of this stage is shown in Figure 8. The principle behind this curcuit is a simple differential amplifier which compares the incoming TTL level to an on-chip 1.5 volt reverence level. This type of circuit can be designed to detect "one" levels greater than or equal to 2.2 volts and "zero" levels less than or equal to 0.8 volts.

In the circuit in Figure 8, a positive common mode voltage boost is capacitively coupled to the gates of transistors T3 and T4 to assure that at least one of them is turned on when the "latch" command is initiated from the control clock generator. Note that the input buffer will latch properly even though both the input and reference voltages may be less than the device threshold voltage. The addition of T1 and C1 in the VIN path helps to increase the amount of negative undershoot on VIN which can be tolerated between the time TA goes low and the time the latching action takes place. This type of input circuit

MK 4116 ADDRESS INPUT BUFFER



requires the shortest possible address hold times and allows the input circuitry to function independent of device thresholds and other process parameters.

The output drive capability of a RAM is also a very important area of concern. Many times the load circuit which a vendor uses to measure the access time of a device is not representative of typical system loading conditions. If actual system loading is much greater than the load used by the manufacturer to measure access time, then the device will be marginal in the system. With typical system capacitance loading far in excess of 60pF, it is necessary for the new generation 16K RAMS to accommodate two TTL loads in addition to driving 100pF capacitance.

Power Dissipation

A major breakthrough in the reduction of active power dissipation in dynamic RAMs results from the use of dynamic circuitry throughout the entire device, specifically in the sense amplifiers. Without going into a detailed discussion of dynamic RAM design, it will suffice to say that dynamic flipflop type level detector is made possible by providing an access path to both the true and complement sense lines associated with each amplifier. This sense amplifier configuration does not require digit pull-up transistors which are the major source of active power dissipation in a dynamic RAM. Figure 9 is a comparison of the current waveforms (characteristics) of two similar RAMs, one incorporating the dynamic sensing approach and the other using static loads in the sense amp circuits.


The user benefits derived from RAMs designed with dynamic sense amplifiers extends far beyond a simple reduction of the power dissipation. Although low power is of significant importance, even more important is the increased inherent reliability (which will be discussed later) and the impact that the dynamic current characteristics have on system design.

Since most of the power drawn by the MK 4116 is the result of an address strobe transition, the dynamic power is primarily a function of operating frequency rather than active duty cycle (as is the case with "static" sense amp designs). This dynamic current characteristic precludes inadvertent burn-out of the device in the event that the clock inputs become shorted to ground due to system

malfunction. With the old conventional design, maximum current is drawn by the device any time the strobe inputs are activated. This is the reason that many of the previous generation RAMs had restrictions on the maximum time the chip enable strobe could remain active.

STATIC VS. DYNAMIC SENSE AMP CHARACTERISTICS

Figure 9.



SUPPLY CURRENT VS. CYCLE RATE Figure 10.




Fig. 10 Maximum IDD1 versus cycle rate for device operation at various frequencies. IDD1 (max) curve is defined by the equation:

IDD1 (max) [mA] = 10 + 9.4 x cycle rate [MHz].

Not only does the dynamic current characteristic of this device prevent inadvertent burnout, it also allows the manufacturer of such devices to specify the operating power as a function of frequency rather than by a "fixed" condition. As illustrated in Figure 10, this allows the system designer to have a worst-case power specification, guaranteed by the manufacturer, which applies to real "use" conditions.

System Relaibility

Reliability is certainly not a new buzz word in the MOS memory market. Reliability (or in some cases, the lack of it) has been an important topic for many years. As most of the "old-timers" will recall, many of the 1K and early 4K dynamic RAMs exhibited a phenomenon known as "soft failures" that drove even the experts into a state of panic. As 4K RAMs matured it became apparent that something had to be done to improve the reliability of dynamic RAMs and restore the credibility of the manufacturers before the advent of 16K devices.

In evaluating the problems of system reliability, it has been determined that there exists a strong correlation between memory devices which exhibit "soft failures" in systems and memory devices which are intolerent of power supply noise and/or marginal input levels. Discrete device testing may prove that the RAM is functional and meets all specifications; however, what is important to the user is the "real" system environment.

The new 16K RAM devices have overcome the problems associated with power supply noise by insuring proper operation over a wider power supply range $-\pm$ 10% rather than \pm 5%

The basic nature of a dynamic RAM is such that the current drawn by the device during an active cycle can be several orders of magnitude greater than the current drawn while the device is in standby. This sudden change in current requirement can create seemingly incurable noise problems within a system if proper decoupling is not implemented.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the new 16K RAM devices. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current. This characteristic of the 16K RAM can greatly reduce the expense and complexity of power supply design. This is especially important when costs of \$1 to \$1.50/watt are common for a good, quality power subsystem.

In addition to operating margin, memory component power consumption is also a major factor affecting reliability. As described earlier, the technology used to manufacture 16K RAMS produces low power devices which generate little heat and are less prone to failures induced by high temperature. Remember, system reliability is inversely proportional to operating temperature.

CONCLUSION

The new generation 16K RAM devices come closer to answering the needs and addressing the complaints of semiconductor memory users than any previous Random Access Memory Product. These emerging 16K RAM devices are designed and manufactured with the latest state-of-theart processing techniques; one which requires few devices per memory cell; has simple, easily controlled, mature processing techniques, requires minimal, simple peripheral circuitry; dissipates little power; is free of intrinsic reliability problems; and is manufactured by responsible, careful, and experienced vendors.

REFERENCES

- Schroeder, P.R.; and Proebsting, R.J.; "A 16K x 1 Bit Dynamic RAM", ISSCC Digest of Technical Papers, Feb., 1977.
- Owen, R.W.; "Optimized Testing of 16K RAMS", CompCon '77. Digest of Technical Papers, Feb., 1977.
- Coker, D.C.; "An In-Depth Look at MOSTEK's High Performance MK 4027", Application Note, Jan., 1976.
- Brown, J.R.; Timing Peculiarities of the 16 Pin Multiplexed Address RAM", Burroughs Technical Memorandum, Nov., 1976.
- Coker, D.C.; and Davis, K.; "16K RAM From Micros to Mainframes", CompCon '76 Digest of Technical Papers, Sept., 1976.
- Proebsting, R.J.; and Green, R.; "A TTL Compatible 4096-Bit N-Channel RAM", ISSCC Digest of Technical Papers, Feb., 1973.
- Frankenberg, R.J.; "Designers Guide to: Semiconductor Memories", EDN Magazine, 1975.
- Carey, B.J.; Grossman, H.J.; Jodoin, R.C., Coker, D.C.; Squelch Memory System Noise with P-C Board Bus Bars", <u>Electronic Products Magazine</u>, Oct., 1976.



PRINTED CIRCUIT BOARD LAYOUTS

FOR THE COMPATIBLE DYNAMIC RAM FAMILY

Technology Brief

INTRODUCTION

In the past several years dynamic RAMs have dominated the large memory system marketplace. As new RAMs have been introduced, they have forced some users to redesign their memory boards to accommodate the new features and increased density. As a leader in dynamic RAM technology, Mostek has attempted to alleviate this redesign need by introducing a compatibility family concept in the N-bit by 1 dynamic RAM area. As new RAMs are introduced, they are packaged in the same pinout, or in a pinout which is so similar, that the changes between packages are minimized. Thus, increases in the density and function of the RAMs have been incorporated into existing systems without major redesign efforts. Memory systems can be designed to allow the interchange of 4K, 16K, 32K, 64K and 128K bit dynamic RAMs.

The key to the family concept of dynamic RAMs is based on address multiplexing. Mostek pioneered the multiplexed address dynamic RAM with the introduction of a 4096 bit, 16-pin DRAM in 1973. Many members of the memory

community felt that multiplexed addressing would not survive. Not only has the multiplexed address DRAM survived, it has become the industry standard for the 16K RAM, as well as for the next generation MK4164, 65536 bit DRAM.

Mostek has extended the address multiplexed dynamic RAM (DRAM) compatible family by offering double density DRAMs by using advanced packaging techniques. The double density DRAMs are constructed by mounting two leadless chip carriers on a single 18 pin substrate. The 18-pin package is pin compatible with its 16-pin counterpart, with the addition of two lower pins for the row and column select controls that access the second chip carrier device. This advanced package concept allows extension of memory density with the current technology devices until the next generation of devices become available and cost effective. When the next generation of devices become available, they can be packaged in a similar manner, to provide even higher density in the double density package. The 16/18-pin compatibility RAM family is shown in Figure 1.

MOSTEK'S COMPATIBLE RAM CONCEPT PIN OUT TABLE Figure 1

4528 128K (5V)	4164 64K (5V)	4532 32K (5V)	4516 16K (5V)	4332 32K	4116 16K	4027 4K						4027 4K	4116 16K	4332 32K	4516 16K (5V)	4532 32K (5V)	4164 64K (5V)	4528 128K (5V)
RFSH	RFSH	RFSH	RFSH	V _{BB}	V _{BB}	V _{BB}		1 (1)	(18)	16	<u>ٔ</u>	٧ss	٧ss	vss	vss	٧ss	vss	VSS
DIN	DIN	DIN	D _{IN}	D _{IN}	DIN	D _{IN}	Ц	2 (2)	(17)	15	<u>ַ</u>	CAS	CAS	CAS1	CAS	CAS1	CAS	CAS1
WRITE	WRITE	WRITE	WRITE	WRITE	WRITE	WRITE	Ц	3 (3)	(16)	14	֓֝֝֟֝֝֟֝֝֟֝ ֚	DOUT	DOUT	DOUT	DOUT	DOUT	DOUT	Роит
RAS1	RAS	RAS1	RAS	RAS1	RAS	RAS		4 (4)	(15)	13	<u></u>	cs	A ₆	A ₆	A ₆	A ₆	A ₆	A ₆
A ₀	A ₀	A ₀	A ₀	A ₀	A ₀	Ao		5 (5)	(14)	12	<u>ٔ</u>	A ₃	A ₃	A ₃	A ₃	A ₃	A ₃	A ₃
A ₂	A ₂	A ₂	A ₂	A ₂	A ₂	A ₂		6 (6)	(13)	٠ı	<u>.</u>	A4	A4	A4	A ₄	A4	A4	A4
A ₁	A1	A ₁	A ₁	A ₁	A1	Α1		7 (7)	(12)	10]	A ₅	A ₅	A ₅	A ₅	A ₅	A ₅	A ₅
Уcc	vcc	vcc	vcc	VDD	V _{DD}	V _{DD}		8 (8)	(11)	٠	<u>ַ</u>	vcc	vcc	vcc			A7	A7
RAS2		RAS2		RAS2			_	(9)	(10)	┢	٦			CAS2		CAS2		CAS2

Parentheses Indicate Pin Number of 18 Pin Packages, 16 Pin Devices are Upper Justified in 18 Pin Socket

Differences between the RAMs in this compatible family, as well as techniques for designing memory boards which are useable across the family, will be presented as an aid to designers who are using present generation dynamic RAMs and are planning for future expansion.

The RAMs which will be considered include the following:

MK4116 — 16K Three Supply DRAM MK4332 — 32K Three Supply DRAM MK4516 — 16K +5 Volt Only DRAM

MK4532 — 32K +5 Volt Only DRAM (Double Density

MK4516)

MK4164 — 64K +5 Volt Only DRAM

MK4528 — 128K +5 Volt Only DRAM (Double Density

MK4164)

Some of these devices are not currently available. They demonstrate the expandibility and memory system design versatility offered by the memory family concept.

Three different compatibility concepts will be discussed to indicate how a memory board can be designed to accommodate different members of the dynamic compatible family, including both the 16-pin and the 18-pin packages. These will be considered as three possible printed circuit layouts as follows:

- Board compatibility for the three supply members only.
 These include the MK4116 and the MK4332.
- Board compatibility for the +5 volt only family members. These include the MK4516, MK4532, MK4164, and the MK4528.
- Board compatibility for both the single supply (+5 volt) members, as well as the three supply devices, a board design that offers complete compatibility across Mostek's compatible dynamic RAM family.

Multilayer boards to support the different devices are relatively easy to design and will not be discussed. Although many of the recommendations apply to multilayer design, it should be noted that the use of multilayer boards does not preclude the need for careful board layout and circuit/logic design consistent with good engineering practices. Double sided PC boards that will accept numerous members of the compatible family are generally much more difficult to design. However, they are commonly used with dynamic RAMs and can demonstrate adequate margins when properly designed.

In order to design a memory board that is compatible across the complete family or within a subset of the compatible family, it is necessary to understand the fundamental differences between the members of the DRAM family. The five basic areas where the RAMs differ are given below (See Figure 1.):


- 1. Power supplies The 16-pin MK4116 and the MK4332 require a three supply power system with +5V, +12, and -5V. The remainder of the RAMs (MK4516, MK4532, MK4164, and the MK4528) require a single +5 volt supply.
- 2. Addresses The 16-pin MK4164 (Pin 9) and the 18-pin MK4528 (Pin 11) require an additional address pin to accommodate the increase in RAM density. A7 is used for this purpose. This pin is a N/C (No Connect, Not Bonded) on the MK4516/MK4532 and is used for $V_{CC}(+5 \text{ volts})$ on the MK4116/MK4332.
- 3. RAS and CAS The double density packages (MK4332, MK4532 and the MK4528) require an additional RAS/CAS pair (Pins 9 and 10) of strobe signals to select the second chip on the package. These are connected to the extra two pins located at the lower end of the package.
- 4. Pin 1 Refresh The new technology parts (MK4516, MK4532, MK4164 and the MK4528) have an on-chip circuit which simplifies the refreshing operation and reduces the battery-backup power requirements. Refreshing is accomplished by strobing pin 1 active low at the appropriate time. With this feature, the refresh address is provided onchip, resulting in lower system support circuitry chip count and lower power requirements. If this function is not used, pin 1 may be allowed to float, but it is highly recommended that pull-up resistors to +5 volts be used to guarantee a solid high level (inactive state). The three supply DRAMs do not have the pin 1 refresh feature and this pin is used to provide the V_{BB} connection.
- 5. V_{CC} Location The single +5 volt parts have V_{CC} connection on a different pin then the three supply parts. In actuality, the primary power pin (Drain Supply) has remained unchanged, but the supply requirement has changed from +12 volts to +5 volts.


MK4116/MK4332 Compatible Board Layout

The layout shown in Figure 2 has been used successfully with both the older 4096 bit RAM, the MK4096/MK4027 and the 16K RAM, the MK4116. If the user has experience with this layout and confidence in using it, it is possible to modify it to accept the double density MK4332 DRAM. Two additional pins must be added to the lower end of each device site to provide the additional RAS and CAS strobe signals required to select the second half of the double density package.

Note that the additional RAS and CAS strobe signals do not require an increase in the vertical spacing (300 Mils) between the rows of RAMs even though the bottom two pins are used for signal traces instead of power. The vertical spacing can remain at 300 Mils as previously shown with the 16-pin layout. However, the 18-pin layout does require .05 square inches more area per RAM than required with the 16-pin layout.

18 PIN MK4116/MK4332 COMPATIBLE LAYOUT (MODIFICATION OF LAYOUT SHOWN IN FIGURE 2) Figure 2







Frequently used layout for 16 pin 3 supply address multiplexed Dynamic RAMs

(SIMPLIFICATION OF 18 PIN LAYOUT)


Figure 3






CAPS PLACED ON 300 MIL SPACING Figure 4A

V_{BB} V_{SS} V_{DD} V_{SS} V_{BB} V_{SS} V_{DD}
CAPS PLACED ON 200 MIL SPACING Figure 4B





The 18 pin version of basic layout shown in Figure 2 can be modified to eliminate the geometric complexity of the metal traces. The simplified layout is shown in Figure 3. The capacitors have been relocated to the center of the horizontal power bus channel and have been aligned directly above the memory devices. This arrangement allows the use of capacitors with either 300 Mil or 200 Mil lead spacing. For 300 Mil spacing, the caps are inserted directly above the IC locations (See Figure 4A) and for 200 Mil lead spacing, the caps are inserted above the spacing between the IC locations (See Figure 4B). The relocation of the capacitors simplifies the routing of the vertical signals and the power traces and permits auto-insertion of the capacitors within the memory array matrix.

Figures 5 and 6 show the suggested MK4116/MK4332 compatible PCB layouts. These layouts are slight modifications of the layout shown in Figure 3. The vertical power bussing has been routed down the 300 Mil spacing under the IC and the data-in and data-out lines have been routed down the 200 Mil spacing between the IC sites. This arrangement results in a straight line routing of data lines and the elimination of feed throughs on these lines. Also, heavy vertical power busses will reduce the trace inductance and provide a substantial effective ground plane for the horizontal signal traces within the memory array.

The layout in Figure 5 and all subsequent layouts provide considerable isolation between data-out and data-in traces by running a decoupled supply or ground trace between them. The data-out to data-in coupling is generally not a problem,

Figure 7


except during late write cycles where transitions on the dataout line can cause perturbations on the data-in line if sufficient coupling between the two lines exists. This condition may cause a violation of either data-in setup times or data-in hold times during the write cycle. In most cases, this problem can be avoided by using time discrimination.

The layout shown in Figure 5 is preferred due to the direct connection of V_{DD} and V_{SS} to the RAM pins and the decoupling capacitors. Furthermore, the simplicity of the layout is very attractive. However, it does have the disadvantage of having a V_{CC} (± 5 volt) VIA (Feed Through) under all RAM packages. The layout shown in Figures 2, 3 and 4 also have the VIAs under the RAMs. If feed throughs under ICs are prohibited in your design, Figure 6 shows a MK4116/MK4332 layout which eliminates them.


When using the layouts shown in Figures 3, 5 or 6 with the MK4116, the following considerations apply:


- 1. The 16-pin RAMs must be top justified in the 18-pin sites.
- 2. The address decoding logic must be designed to select on 16K boundaries and provide a RAS signal to the RAM (RAS1 on Pin 4). A RAS2 signal will be ignored since nothing is connected to pin 9 of the 18-pin site when a MK4116 is used. It is recommended that RAS decoding be used for the RAM selection.

MK4516/MK4532/MK4164/MK4528 COMPATIBLE LAYOUT



MK4516/MK4532/MK4164/MK4528 COMPATIBLE LAYOUT Figure 8





When using the layouts shown in Figures 3, 5 or 6 with the MK4332, these considerations apply:

- 1. The 18-pin devices are inserted directly into the 18-pin sites.
- 2. Since the 16K address boundary requirements for the MK4332 RAS decoding are identical to that for the MK4116, no major modifications are required for complete compatibility. The extra RAS and CAS inputs must be provided, based on 16K boundaries. This addition does not generally require jumper wires to handle the RAS clock. Figure 7 illustrates a method which can be used to avoid jumper wires in the RAS decoding logic. However, jumpers or switches are usually needed to adjust the board selection logic such that the memory subsystem acknowledges and responds to changes in memory density.
- 3. The power supply must provide the additional current needed to support the double density 32K devices.

MK4516/MK4532/MK4164/MK4528 Compatible PCB Layout

The use of the single +5 volt devices will require more demanding design efforts than those previously experienced

with the three supply devices, primarily because of considerations due to higher transient currents required by the +5 volt only devices.


Figure 8 shows the suggested PCB layout for compatibility across the single +5 volt high density compatible DRAM family. The power bussing has been made as heavy as possible to provide an effective ground plane and low inductance in the array power supply traces. The method used in Figure 8 to "beef up" the horizontal power traces may be used with the layouts shown previously (Figures 3, 5 and 6).


Since all of the single +5 volt high density compatible family members have the pin 1 refresh function, this layout will support the use of this feature without modification. (Pin 1 signal trace is included in Figure 8.) If the pin 1 refresh feature is not used, the signal trace should be pulled up to the inactive high state as previously discussed. The lower chip count and the reduced power requirements are illustrated in Figure 9 (Typical Memory Subsystem Block Diagram).

Complete Compatible Board Layout For The MK4116/MK4332/MK4516/MK4532/MK4164/MK4528

The previous examples have suggested how PCB layouts can

- Device powered down during RAS only RFSH
- Parts in addition to which can be powered down using Pin 1 RFSH
- Circuits not needed when using Pin 1 RFSH





accommodate either the three supply DRAMs (Figures 3, 5 or 6) or the single +5 volt devices (Figure 8). That is, layouts to support one of the two basic subsets of the compatible DRAMs have been discussed, but a layout that will support all of the compatible devices on a common PCB layout has yet to be proposed. Figure 10 shows how the best features of the previous layouts can provide a layout for full compatibility across the entire family.

There are several notable features of this layout:

- The V_{BB}, V_{DD} and V_{SS} power busses are very wide, to provide an effective ground plane and to reduce noise due to the transient currents. However, V_{CC} is provided by only a standard 15 Mil horizontal (signal) trace. Normally, the size of this trace could not provide the required V_{CC} level to the devices in the array. In normal operation, however, current is drawn from the V_{CC} supply only when data is being read from the RAM. Further, the current is required only when the data-out is a "1" (high level). In the multiple supply devices (MK4116/MK4332), the output can be treated as an open drain device by using pull-up resistors on the data-out port. The placement of these resistors is non-critical. The most convenient place is at the top or the bottom of the array. This method is feasible without sacrificing access time provided that interleaving is not done at the chip level within the array. The output data buffer circuitry is designed such that, at access time, the output will make a monotonic change from the high impedance state to a high for a "1" or from the high impedance state to a low for a "0". That is, glitches or spikes which would delay data access resulting from the RC time constant of the open drain configuration do not occur during a read operation. When using the MK4116 or the MK4528, the 15 Mil trace to pin 11 (used for V_{CC} with the three supply devices) becomes the A7 address line. If the MK4516 or MK4532 is used, this input does not function and may be allowed to "float". However, it is recommended that it be tied to a high or a low level to reduce noise within the array.
- 2. If the array layout has space limitations, the horizontal ground gridding at the bottom of the array may be excluded when interface circuits or critical ground current paths below the array do not exist. When eliminated, the power busses, including ground, should be extended under the bottom device to provide the ground plane effect for the signals to the bottom devices. (See Figure 10).
- 3. The second CAS (CAS2 on Pin 10) line for the double density devices is tied to the original CAS line (CAS1, Pin 17). This configuration is acceptable if RAS decoding selection is done. Experience has shown that such short stubbing has

very little effect on the \overline{CAS} signal waveform. If \overline{CAS} decoding is used, then the additional $\overline{CAS2}$ line must be routed through the array as shown in the previous layouts.

- 4. "RAS-Only" refresh must be used with this layout, even with the single +5 volt devices, because pin 1 is tied to the V_{BB} gridding, which is required for the three supply RAMs. Therefore, for proper operation, pin 1 trace must be tied high (resistor to +5 volts or direct connection to +5 volts) when using the single supply devices.
- 5. When the single supply devices are used, all of the decoupling capacitors connected to the drain supply (V_{CC}) should be installed. One cap for every other device is an absolute minimum. The V_{BB} capacitors do not have to be installed when using the single supply devices.

The DRAM family compatible PCB layout shown in Figure 10 can be used with any of the Mostek 16-pin or 18-pin high density (N-bit by 1 organization) dynamic RAMs. Table 1 summarizes the array conditions required for each RAM type when using the compatible layout (Figure 10).

Conclusion

A PCB memory matrix layout suitable for use with any of the Mostek compatible family of high density RAM devices has been shown. Minor jumper type changes allow the versatility associated with this compatibility concept. Because the designer may wish to employ only one part of the DRAM family, layouts tailored for each of the family's two major subsets (three power supply devices versus one supply) were also described.

From a systems perspective, the compatibility concept can effectively control the rapidly growing costs of design. Casting a design which provides the option of using several different density devices in a single memory site produces long term savings by eliminating the need for redesign when upgrading density. Such a strategy will stretch the lifetime of a memory design with the minimum of effort required by the compatibility concept.

Besides trimming actual redesign costs, the compatibility concept can increase significantly the financial returns from a single system design. The increased effective system lifetime makes amortization over a longer than normal period of time possible. Exceeding the typical industry limit of a five year lifetime on a single board design not only frees up engineering time, but also slashes the manufacturing and field service related development costs which have become so significant. Viewed in this context, the compatibility concept offers promising short- and long-term benefits to both the memory system designer and his organization.

Table 1

RAM TYPE	(PIN 9) ARRAY V _{DD} BUS	(PIN 11) ARRAY V _{CC} /A ₇	(PIN 1) ARRAY V _{BB} BUS	DATA PULL-UP RESISTORS	RAS BOUNDARY RAS ₁ /RAS ₂
MK4116	J ₂ (+12V)	+5 Volts	J ₃ (-5V)	2.2K OHM	16K/NA
MK4332	J ₂ (+12V)	+5 Volts	J ₃ (-5V)	2.2K OHM	16K/16K
MK4516	J ₁ (+5V)	Don't Care	J ₄ (+5V)	Open	16K/NA
MK4532	J ₁ (+5V)	Don't Care	J ₄ (+5V)	Open	16K/16K
MK4164	J ₁ (+5)	A ₇	J ₄ (+5V)	Open	64K/NA
MK4528	J ₁ (+5)	A ₇	J ₄ (+5V)	Open	64K/64K

In some applications, the system power supplies can be changed to eliminate the need for jumpers.




SEMICONDUCTOR MEMORY IN THE 80's

Technology Brief

In the computer memory hierarchy, main memory serves as the working memory where programs and frequently used information are stored. This memory evolved from the early days of vacuum tubes into magnetic core storage in the 50's and 60's. The 70's saw the advent of the semiconductor RAM. The 1103 (See Figure 1) 1K x 1 Dynamic RAM, was the beginning of the semiconductor memory revolution. The 1103, although not cost effective, did offer significant modularity advantages and a strong promise of things to come.

1st SIGNIFICANT DYNAMIC RAM PRODUCT Figure 1




D _{IN}	DATA INPUT	PRC	PRECHARGE INPUT
A ₀ -A ₉	ADDRESS INPUTS	CE	CHIP ENABLE
R/W	READ/WRITE	DOUT	DATA OUTPUT

Semiconductor memory underwent rapid improvement in density, performance and cost. This evolution is shown in Figure 2. The 4096, introduced in 1973 by Mostek, was cost competitive with core and initiated the replacement cycle. The 4096 introduced several new concepts such as the one transistor cell which enhanced the circuit density and a revolutionary packaging scheme which nearly doubled systems density (See Figure 3). Both of these factors greatly enhanced the ability of semiconductor memory to compete with core. Still a relatively young technology, there was room for many improvements in density, cost and performance. The 4027 was introduced next in the evolutionary cycle in 1976 and improved on the circuit design capabilities available in the 4096 generation. The 4027 introduced a revolutionary sense amplifier which permitted an order of magnitude reduction in the amount of signal required, thereby permitting smaller and smaller cell sizes (See Figure 4). Process evolution also occurred and transformed an obsolete metal gate process into the currently used volume

RANDOM ACCESS MEMORY EVOLUTION


ACCESS
350ns
350ns
250ns
200ns
150ns
150ns
120ns
120ns

DYNAMIC MOS RAM PRICE TREND



production N-Channel silicon gate process technology. With the advent of the 4027, the argument of magnetic core still being competitive was all but dispelled. However, semiconductor memory in this generation was still sold at a price

NOVEL 16 PIN PACKAGE SAVES SPACE Figure 3



EVOLUTION OF 1-T CELL SIZES Figure 4


Device	Voltages	Size	Cell Area	Die Area
MK4096	+12, -5	4096 x 1	1.48 mil ²	18,923 mil ²
MK4027	+12, -5	4096 x 1	0.98 mil ²	11,844 mil ²
MK4116	+12, -5	16,384 x 1	0.55 mil ²	22,330 mil ²
MK4516	+5	16,384 x 1	0.39 mil ²	17,000 mil ²
MK4164	+5	65,536 x 1	0.30 mil ²	40,700 mil ²

premium. Therefore, users were still very conscious of the amount of memory incorporated into a system. In fact, great care was taken to optimize the software packing densities required by the host computer. In the mid-70's, a typical small machine used about 3 kilobytes of RAM at a cost of about \$100. Assembly language was typically used to minimize RAM size and required about 6 man-months to complete. Continuous breakthroughs in memory design technology quickly took semiconductor memory to the 16K bit generation. The key product of this era was the 4116 type RAM using a Poly II process. At the 16K level, computer manufacturers began to realize that memory cost was no longer an inhibiting factor. In fact, due to the people shortages of the late 70's, it became more advantageous to utilize more memory and expend less resources in trying to keep the programs efficient. Currently, a typical small system will use 40 - 50K bytes of memory (See Figure 5).

The 40K memory now costs only slightly more than the 3K of the mid 70's. Software costs, however, are huge with assembly language, and implementation today requires an order of magnitude more code than before. For this reason, many applications now use high order languages to reduce programming time at the expense of hardware. Today, this is a very practical tradeoff. So, we have seen a reversal for the first time in history of allocating more hardware rather than less to solve a problem.

TYPICAL COMPUTER MEMORY BECOMES LARGER OVER TIME

Figure 5




Due to the significantly decreasing cost per bit as well as actual density enhancement, main memory size has grown larger and larger. Multi-megabyte memory systems are quite common in some of the larger computers today. The fundamental minicomputer itself usually absorbs 64K to 256K bytes of memory. The new 16 bit MP chips have addressability well in excess of a megabyte of RAM.

The previous discussion centers on several of the reasons for higher growth of the classical memory segment. A lower cost per bit also fuels demand bit expansion by opening up many new markets such as the home computer, small business computer, electronic games, intelligent terminals, telecom switches, etc. The constant cost reduction not only permits larger and larger main memories but is also beginning to permit penetration into mass memory. We currently see several manufacturers entering into the disk market using Solid State products. These end use products, commonly referred to as Solid State Disks, will enhance the performance of mass storage media, thereby bringing a performance/cost trade-off into the purchase decision.


One of the key questions in the semiconductor industry is how large the market growth for semiconductor memory will be. An assessment of the magnitude of this growth can be made by combining historic bit growth rates with industry projections of bit growth percentages. First, let us look from the historic perspective with reasonable visibility into 1980. This growth rate in bits is shown in Figure 6. Note the percentage is over 100% per year. Taking a slightly

conservative view, one can make a projection for the future. Figure 7 depicts the anticipated growth normalized in bits. Things affecting the bit growth rate are the firming of prices and the slow ramp of the next generation product, the 64K Dynamic RAM. Applying the bit growth rate assumption of Figure 7 to the known 1979 level, the projection of Figure 8 can be made. For convenience, since it is difficult to visualize billions of bits, the data is presented in equivalent 16K units. The numbers are fascinating in that in 1980, the industry will ship approximately as many MOS bits as it cumulatively shipped in all preceeding years. The 1984 number of 1,015,000,000 units, in bits is a mind boggling 16,629,760,000,000, which is trillions of bits.




The last step of the projection question is to attempt to quantify the projected bits into device type, in this case 16K or 64K. The fundamental question is what percentage will be 64K RAM. The remaining bits will have to become 16Ks or not be built. This question is very subjective and one approach is to again use history. The 16K will be used as the reference vehicle for the bit mix projection. Several items should be considered when trying to rationalize the 64K ramp rate. The two key issues are the technology requirements and changes in supplier base. In the area of technology, in order to go from 4K to 16K, the industry merely had to change from a Poly I to a Poly II process. (See Figure 9). The 16K circuit design was pioneered by the MK4027 (4K device). The power supply voltage and the device geometries were the same. To achieve 64K density, the circuit design must undergo radical changes to accomodate single 5V supply requirements. Also, to achieve cost, performance and reliability goals, it is necessary to change device geometries from 5 micron rules to 3 micron

DYNAMIC RAM BIT GROWTH PROJECTION




FIVE YEAR DYNAMIC RAM TAM PROJECTION Figure 8



rules. This requires significant circuit design changes as well as use of new fabrication equipment. This makes the 64K a significantly tougher challenge in the evolutionary process. Even with the tighter geometries, the 64K will be a large die to manufacture: 35,000 to 40,000 mils depending upon the manufacturer vs 22,000 or 28,000 for 16K. This will significantly reduce units or bits shipped per wafer, thereby requiring large numbers of wafers to achieve a volume of product similar to that of the 16K generation. NOTE: Device yield decreases exponentially as die area increases:

$$Y = e^{-DA}$$
where $Y = yield$
 $D = defect constant$
 $A = die area$

4K CELL Figure 9A



MK4116 CELL AND CROSS SECTION Figure 9B POLY I POLY II N+


This, incorporated with the limited production capacity currently available in the industry, will tend to limit the number of 64K's that will be available.

On the supply side, the Japanese are now a far greater contributer to the Dynamic RAM market than they were at the 16K introduction phase. Their participation will add capacity. However, many American manufacturers have deemphasized the Dynamic RAM due to competitive pressures, offsetting some of the gain due to foreign participation.

If we assume for now that the 64K RAMP will match that of the 16K introduction phase, the projection of Figure 10 is realized. It should be understood clearly that the start time is key. The model will skew in time as the start period shifts. To fuel this capacity, the industry will need to invest huge amounts of capital much of which will come from current and future profits. Incorporating the information of Figure 10 into the TAM projection of Figure 8 yields the projected device mix, (See Figure 11), by year for the above assumptions. If this scenario happens, the industry will need to produce a huge quantity of 16K RAMs over the next five years. The ability of the bit growth demand projection to be realized in the face of firming prices without aid of the 64K is one of the many questions which still remain unanswered.


In the 70's, Dynamic RAM operated from several power supplies. These are +12V, commonly called V_{DD} , +5V commonly called V_{CC} , and a negative supply used to bias the

PROJECTED 64K RAMP-UP



FIVE YEAR DYNAMIC RAM TAM PROJECTION BY PRODUCT


Figure 11



substrate at -5V commonly called VBB. New generation devices which will become available in 1980 will offer a single supply alternative of 5V. These devices will all utilize a scaled process technology to further reduce the die size and power levels, thereby continuing the cost performance advantages of the MOS memory technology. Products of this type will be the MK4516, which is a 5V 16K x 1 Dynamic RAM with access time capability below 100 nsec, one half that of its predecessor the 4116. The 16K RAM has a large portion of its life cycle still ahead due to the huge bit demand and inability of the 64K to meet this requirement. The 16K device is currently a mature product with most of its cost reduction potential behind it. If the historical cost reduction of a Figure 2 is to continue, a second generation 16K device will be required. The 4K to 16K cost crossover was significantly delayed by the introduction of the second generation 4K (MK 4027, See Figure 2). Had this device not been built, the price per bit would have been significantly higher than the curve of Figure 2 shows. The 2nd generation 16K device (4516) will offer significant cost, performance and power dissipation advantages over the current production device. Unlike the 4K second generation, the second generation 16K will also be easier to use (one power supply and on-chip refresh) than its

AVERAGE SELLING PRICE PROJECTIONS PRICED IN EQUIVALENT 16K's


Figure 12



predecessor. The next major product in the 5V family is the 4164 or 64K Dynamic RAM. These two products are architectured to be identical so that compatibility between generations can exist. The complex price relationships between the current 16K, future 16K (4516) and 64K (4164) are projected in Figure 12.

The new generation RAMs offer on chip techniques to ease the requirements of refreshing. The 5V RAMs include a refresh address register to eliminate the need to generate and supply a special address when refreshing the RAM. Also, a separate pin is assigned for refresh to enhance system performance as well as reduce parts count and power dissipation. This can be explained by referencing the memory system block drawing of Figure 13.

DYNAMIC RAM MEMORY ARRAY Figure 13



The refresh function eliminates the need for those components associated with generating and timing the refresh address. Also eliminated is the "OR" gate shown in the block drawing which was needed to permit refreshing all devices simultaneously in the memory system. Eliminating components from the memory system has several obvious advantages and several not so obvious advantages.

The obvious advantages are:

- 1) Cost Reduction
- 2) Space Reduction

The not so obvious advantages are:


- 1) Power Reduction
- 2) Performance Enhancement

The power reduction is extremely significant when utilizing a system in battery back up. Power savings is achieved by eliminating the need for power consuming devices and by permitting additional devices to be unused during refresh. These devices are highlighted in Figure 13. The performance savings are made by eliminating a device, the "OR gate" in the system's speed critical path. This device has existed in all previous generation systems but can now be eliminated. This typically saves 10 nsec in performance. This is a significant number in systems using new generation devices. At 100 nsec or less this becomes extremely significant. This refresh feature is the beginning of an era of intelligent RAMs.

In the 80's, there will be many new concepts being introduced to the world due to the accelerated demand for memory. Memory size requirements have grown to the point where system area has become extremely valuable to the system designer. Also, in the 80's we will find a significant shortage of engineers. It is therefore essential that we maximize the utilization of our engineering resource by minimizing the time spent in product design.

The multiplexed pin out selected in 1973 for use with the 4096 device has proven to be extremely flexible. The pin out utilized only 16 pins to accomplish 20 pins worth of functions on the device. The parts accomplish this by multiplexing the address inputs to the device. Normally 12 pins would be needed for 4K of memory to address it uniquely. By utilizing the multiplex concept, only 6 pins were needed. In fact, at the 4K level, one additional pin was not needed for basic functionality and this pin was, therefore, allocated to a chip select function. The 4027 or next generation device utilized exactly the same pin out, as did the 4116 16K device and the 64K which is soon to be offered. Evolution of functionality has permitted this expansion to occur. In going to the 16K, the chip select function was easily eliminated thereby allowing the additional address needed to decode the additional 12K of memory existing on this device. Typically, 2 bits are needed to do the decoding; however, when multiplexing that reduced the number to only 1. The 64K needs, again, an additional pin for its addressing capabilities. Fortunately, the 64K requires only one power supply thereby permitting the address to be added without increasing the package size. For convenience, this function has been added to Pin 9 which was V_{CC} on the 3 power supply devices (See Figure 3). If one were to take the basic pin-out used on this multiplexed RAM and decide to double the density per chip, (See Figure 14), one could add two extra pins to the bottom of the fundamental pin out. An additional RAS function to gain selectability between desired elements of the dual density RAM could be added. For additional convenience, one could also add an extra CAS function to include an extra dimension of selectability

DUAL DENSITY MODULE DOUBLES DENSITY Figure 14



although this approach would be somewhat superfluous. The dual density achieved using this technique offers several major advantages. The device can be made pin compatible with its predecessor generation even though it contains two additional pins. The new device relies on the technology of the current generation device, and therefore benefits from all the learning experience and yield enhancements of the current product. In the 80's, due to increasing memory requirements, people will find it advantageous to package as much memory as feasible in as small an area as possible. To achieve this end, a new concept for the 80's has been created to aid the user in maximizing his engineering resources as well as maximizing the available space for memory in the computer.


In the 80's, the compatibility concept will be introduced and mature. Figure 15 depicts the compatibility family of products. There are three levels of compatibility which may be considered when utilizing this concept in board design. The first of these would be to merely design the three power supply family into the board. This would permit interchangeability between the 4K 4027, 16K 4116, and the 4332 32K module. This permits quadrupling or doubling the density without redesign. In fact, the same assembly based on application need, can be utilized by merely swapping out the parts and putting in the appropriate jumpers to enable the proper memory decode. The second compatibility concept possible is to key into the 5V RAM new generation of products which consists of the 4516 16K 5V, the 4532 32K x 1 5V, the 4164 64K x 1 5V RAM, and the 4528 128K x 1 5V

Dynamic RAM. Both the 4532 and the 4528 utilize the 18 pin package. The third approach that can be taken involves designing a board capable of following the evolutionary path using all the products on the compatibility chart. These devices consist of the three power supply as well as single supply devices. It is possible to design a board to accommodate any configuration of these devices. However, this topic is not a subject of this paper; the technical aspects of the design will require a great deal of discussion. There is literature available from Mostek on how to implement this concept. It is extremely interesting to note that the upper 16 pins of the dual density package concept are identical to the 16 pin definition which has been in existence since 1973. This permits drop-in compatibility between all generations of products, thereby simplifying the task of the designer to perform a compatible design.

Utilizing a compatibility concept, it is possible to implement extremely dense memories with today's technology. This concept will aid the computer designer of the 80's in achieving main memory densities previously approached only in mass storage devices. Also eliminated will be the need to continuously redesign for each successive generation of products.


The trend for larger and larger memory systems with new application opening up will continue. The constant improvements in memory technology will permit the cost/performance objective of new applications to be met. The eighties will be the decade of the RAM.

MOSTEK'S COMPATIBILITY CONCEPT Figure 15



Parentheses Indicate Pin Number of 18 Pin Packages, 16 Pin Devices are Upper Justified in 18 Pin Socket

1980 MEMORY DESIGNERS GUIDE





POLYSILICON-LOAD RAMS PLUG INTO MAINFRAMES OR

MICROPROCESSORS

Technology

INTRODUCTION

The past decade has witnessed a truly phenomenal growth in the number of MOS random-access memory types, with corresponding improvements in speeds and densities. But most of the emphasis has been on designs for mainframe computer memory. The chips in that type of memory are best organized in a bit-wide fashion (as in a 4K x 1 bit device) and must be inexpensive on a per-bit basis. But microprocessors have different requirements, and there the 8-bit-, or byte-wide, chip organization has proved the most efficient. Today's generation of MOS microprocessors are high-performance, multifunctional, easy to use, and low-cost—and the memory designed for them has to have the same features.

At the same time, MOS performance has improved to a point where a MOS RAM can fill many of the high-speed applications for which bipolar memories alone were once suitable: buffer and cache memories and writable control stores are examples. The question now is, can one memory suit both the microprocessor and the fast mainframe applications?

Enter the MK4118 and MK4801, a pair of 1,024 x 8-bit static RAMs that run that gamut of applications from microprocessor to mainframe. The devices have the same functions and 24-pin packaging, but differ in processing and speed. The 4118 is built with Mostek's Poly R process and meets microprocessor speed requirements with its 120-to-250 nanosecond access times; the 4801, on the other hand, uses the new Scaled Poly 5 process to achieve 55-to-90ns accesses offering a lower-power, higher-density alternative to the current generation of bipolar RAMs, such as the 4K x 1-bit 93471 from Fairchild Camera and Instrument Corp.

The design of a flexible RAM had to take the needs of control, power-down, and timing into account. A technique first used by Mostek in its 1K x 4-bit MK4104 static RAM was a clocked, or dynamic, control periphery, similar to that used in dynamic RAMs. Although the technque reduced power consumption, the RAM required an external chip-enable pulse to initiate the internal timing sequences. A different approach is used by Intel Corp. in designing the fully static 1K x 4-bit 2148, which instead relies on its chipselect input to turn off some of the internal circuits, thereby power-gating the device.

POWER-DOWN APPROACHES

Both approaches, however, place certain restrictions on signal timing, such as minimum precharge or active time for the chip-enable or chip-select inputs. Indeed, the 4104 will not read or write at all unless its chip enable input (\overline{CE}) sees a signal with a falling edge. But the 4104 was unique in that it contained circuits to detect such an edge—called edge activation—and start the internal sequence of events. The advantage was clear: reduced power in both the active and standby modes, just as in a dynamic RAM.

The 4118 and 4801 take the edge-activated concept a step further by eliminating the need for an external clock. That is accomplished by a circuit that can sense a transition, whether high- or low-going. With such a circuit on each of the chips' 10 address lines, the 4118 and 4801 can each generate its own clock pulse to start the internal timing, based on a change on any of those address lines.

The sensing circuit in the address buffers that generates the pulse is called a sense-address-transition (or SAT) detector (Figure 1). The address buffer is, in effect, connected to the control periphery; the negative edge of the SAT pulse, which occurs at any address transition, starts the internal cycle.


The 4118 and 4801 thus have the advantage of clocked periphery—low power—without the restrictions of an external clock requirement. This feature is called Address-Activated operation, and it is totally transparent to the user.

In addition to the SAT detector circuit, the 4118 and 4801 have other circuits designed to cut power dissipation. Tree decoders and clocked sense amplifiers are other examples. The decoders draw only leakage current in any stable state of chip operation; power is drawn only during transitions.

AUTOMATIC POWER-DOWN

Another example of low-power design is the chips' automatic power-down feature. Unlike the 2148, which powers down only when its chip enable input (CE) is brought high, the 4118 and 4801 automatically reduce power to a standby mode once data is latched, as an internal clock shuts off power to the decoders and to the

Figure 1



Transition sensor. Key to Mostek's MK4118 and MK4801 1K x 8-bit Static RAMs is Address-Activated operation. A sense address transition circuit on each address line detects rising and falling edges to initiate the sequence of internal clocked peripheral circuits.

clocked sense amplifiers. The reduction in power dissipation is about 30%; although other power-down RAMs may offer a greater reduction, the 4118 and 4801 devices pay no timing penalties for their use of this feature.

The 1K x 8-bit RAMs also feature a latch function. An active-low input, the latch (\overline{L}) causes the address information to enter the device, eliminating the usual external latch chips needed in schemes with a common address and data bus. Taking \overline{L} low initiates two basic operations: it first isolates the address line from the SAT detector, then delivers the address to the on-chip latches, which are part of the SAT circuit. These same events occur when the chips are put in the write mode (the write-enable input, \overline{WE} , is driven low): referring to Figure 1 the state of the chip-enable-write (CEW) flip-flop changes, in turn changing the ϕ_1 flip-flop, which again isolates the SAT detector from the address lines.

Address data must be stabilized at the time either the latch or the write-enable lines are driven low. When writing data, the cycle will not be terminated until the clock signal has propagated through the polysilicon delay line; once through, the clock signal changes the state of the CEW flip-flop and thus reconnects the address line to the SAT detector. In a latched-read cycle, however, the address will not reconnect to the SAT detector until the latch input \overline{L} returns high.

SPECIAL PUMP

Both the 4118 and 4801 rely on a substrate-bias generator (or charge pump) to supply the substrate with


a negative voltage, which reduces junction capacitance and lowers the body effect in the MOS devices. The charge pump supplies –9 volts with more than enough drive to compensate for leakage currents in the chips. A unique feature of the bias generator in the 4118 and 4801, however, is that it pumps at all times, either more negative or more positive. Most other substrate-bias generators pump only a negative bias; they rely on substrate current to pull the bias more positive, and that means a slower response to any fluctuations that may occur in substrate voltage.

USING THE RAMS

As in nonclocked (fully static) RAMs, any change on the address lines will cause new data to be accessed in the 4118 and 4801 RAMs. In an unlatched read cycle (\overline{WE} is high), where the chip enable (\overline{CE}) and output enable (\overline{OE}) lines are low, the last address transition to occur generates the SAT pulse, which starts the internal timing sequence; any cycles previously started by an early address transition are aborted by the last transition. Again referring to Figure 1, the SAT pulse disables the equilibrate function and enables the fetch function, thus powering up the row decoders and initiating the time-out polysilicon-delay circuit.

Before a bit cell is read, the equilibrate signal's function is to hold the complementary DATA and DATA lines of the cell to +5V. When this signal is disabled, the complementary lines float at +5V. It is only when a particular cell is accessed that one of the two data lines is pulled to ground.

Figure 2



Latched read. The 4118 and 4801 have built in latches that are handy in multiplexed-bus systems. A latched-read cycle (write-enable, \overline{WE} , high) is performed by taking latch input (\overline{L}) low, which latches address and chip-select inputs and supplies data to the output drivers.

If a low signal is stored on the side of the cell not supplying power to the load resistors, the data line supplying power remains near 5V. But though it would appear detrimental that the line supplying power to the cell should be pulled to ground, the timing of the 4118 and 4801 is such that an adequate differential signal is generated between the DATA and DATA lines long before the low-going line can be pulled low enough to cause the voltage on that line to drop below the value required to maintain data in the column of cells to which it connects. That 200-to-300-millivolt difference between DATA and DATA is amplified by the differential amplifier that follows the cell, and once enough signal is generated, the polysilicon delay circuit enables the sense-amplifier clocks and disables the decoders. At that time, the equilibrate flip flop also turns on, pulling both DATA and DATA back to +5V. A short time after the clock pulse has enabled the sense amplifiers, the latched data is available at the outputs.

TIMING MATTERS

The timing diagram for a latched read cycle is shown in Figure 2. It is the same as the usual read cycle except that when the latch line is driven low, the address and chip enable information is automatically latched into the chip. Lalso disconnects the address and chip-select pins from the input circuit. In this type of a read cycle the address and chip enable data must be valid prior to the latch signal transition and must be held valid for a specific time period, as the diagram shows.

Two other controls that can be utilized in the read cycle are the chip-select and output-enable inputs. If those inputs are not taken valid during the cycle, the output buffers will not be enabled. The chip, however, will go

ahead and access data from its cells for presenting to the output buffers. Because of that, both the 4118 and 4801 have a fast access time as measured from output enable or chip enable—50% that of the normal address access time.

The write cycle is slightly more complicated than the read cycle. The write-enable line going low has the same effect on addresses as L going low: both addresses and the chip enable are latched. Both of these therefore have a set-up and hold time with respect to the leading edge of the WE signal.

In the 4118 and 4801, the actual write operation does not occur until the rising edge of the WE signal. When that edge occurs, internal circuits pull either the DATA or DATA line in a cell to ground. But writing differs from reading in that the line must be pulled all the way to ground to set the flip-flop in the cell. Just as in the worst case of the read cycle—when the data line supplying power to the cell is pulled to ground—writing again pulls the data line low on a whole column of cells, which would seem disastrous.

However, the design is such that the RC time constant of the load resistors and the corresponding parasitic and cell capacitances is high enough for the voltage on the unselected cells do not drop significantly in the short period of time that the data line is held at ground. The only disadvantage of this type of approach is that neither the 4118 nor 4801 allows a fully static write operation; each write cycle must be initiated and terminated by a falling or a rising edge of the \overline{WE} signal, respectively. Also, since the actual write operation does not occur until the rising edge of the \overline{WE} signal, the input data will have a setup and hold time with respect to \overline{WE} .

COMPATIBILITY

Static RAMs have always suffered a lack of compatibility and an uncertain growth path. Of the standard devices, for example, the 1K RAM is in a 16-pin package and the 4K in an 18-pin package. The 24-pin, 600-mil-wide package is the next standard size, however, and it can fit up to 16K bits: not only is it suitable for the 4118 and 4801 devices, but will house the next-generation MK4802, a 2K x 8-bit static RAM. After that, higher-density devices will have to accommodate themselves to 28-pin packages.

The pinout of the 4801 allows easy upgrade to the 4802, since it substitutes the extra address bit (A_{11}) for the latch input. (Consequently, a system that is designed to eventually be upgraded should allow for that fact if it is using the latch input.)

As for densities higher than 16K, the 32K and 64K static RAMs must be put in 28-pin package, unless some data and address-multiplexing scheme is used. But the 28-pin package is the same width as the 24-pin one, and the pins on the 4118 and 4801 have been arranged such that it is possible to design a memory system to handle 1K and 2K x 8-bit RAMs in the lower 24 locations of a 28-pin socket and still accommodate 32K and 64K devices when those become available. In fact, a memory system comprising RAM, ROM, or EPROM can be designed today using 28-pin sockets that will guarantee

upgrade compatibility through three memory generations, or for the next four to six years.

MIXING WITH RAM

The compatibility question comes into play especially when considering microprocessor systems that mix read-only memory with RAM. The exact mixture of RAM and ROM is rarely known at hardware-design time, and it frequently changes even during the course of the product life. The memory designer must allow for expansion with spare sockets in the memory matrix, and if RAM is not pin-compatible with ROM, two matrixes are needed. The result is an excess of unused circuit-board area, which could be avoided by designing around a RAM that is compatible with a ROM—and thus around a single memory matrix that can mix RAM and ROM at will

Figure 3 shows a typical microprocessor system that mixes RAM and ROM. Six sockets provide 8 kilobytes of memory in any mixture of erasable programmable ROM (EPROM) and RAM). Address differences between the 16K 2716 EPROM and the 4118 are taken care of by a jumper wire on pin 19 of the 4118.

Figure 4 shows the upgrade compatibility of the system, which packs 33 kilobytes—8K of ROM, 16K of EPROM, and 9K of RAM—into eight sockets. The MK37000 is a 28-pin version of the MK36000 8K x 8-bit ROM, and the





Figure 4



Upgradeable. Up to 64K bytes of RAM, ROM, or EPROM will fit into eight 28-pin sockets. Forthcoming MK37000 ROM, MK2764 EPROM, and MK4802 RAM have pinouts compatible with the 4118, allowing upgradability of systems for the next four to six years.

MK2764 is an 8K x 8-bit EPROM. Both the devices are scheduled for introduction in the beginning of next year. Allowing 28-pin packages for the whole matrix increases the capacity of those eight sockets to 64 kilobytes.

The fuse-link PROMs provide a flexible scheme for decoding the socket address space, and switches in dual in-line packages fill the role of address jumpers. Further selection of the memory blocks can be handled by the extra addresses on the PROMs.

The pin compatibility carries further, since high-speed applications can be served by the 4801. It is pin- and performance-compatible with the 82S2708 bipolar PROM—both have 70ns access times—and the two can be paired well in a computer's control store, for example, where the PROM serves as read-only storage and the RAM as writable control store.

Last but not least is the question of compatibility with the 1K x 8-bit RAMs of other manufacturers. Currently, at least five manufacturers have announced intentions of producing devices compatible with the 4118 and 4801. Most of those products will be pin-for-pincompatible except on pin 19; competitors will leave no connection on that pin, but it must be tied high if it is not used on the 4118 and 4801.

APPLICATIONS SPECTRUM

The 4118 fits into those applications requiring good performance at low cost. As Figure 5 illustrates, the part can easily interface with any microprocessor.

The 4118 is shown in a memory system for the Zilog Z80 microprocessor (Mostek's MK3880) in Figure 5a. The configuration uses 28-pin sockets and can mix RAM, ROM, and EPROM. The high-order microprocessor address bits are fed to a 74S387 256 x 4-bit bipolar PROM for address-space decoding. The PROM allows the space to be redefined at any time. All that is needed is an additional PROM address-decoder to expand the system to eight sockets, which would boost the memory capacity to 64 kilobytes.

A system connecting the 4118 to Motorola's 6809 microprocessor is shown in Figure 5b. The control

Figure 5a





Figure 5b



Easy interfacing. The 4118 RAM hooks easily to most microprocessors. Connecting to the Z80 requires only a PROM for decoding (a). The 6809 requires additional logic (b), whereas the 8085 and 8088 need a latch (c) for demultiplexing. The 16-bit 8086 needs a memory paris (d), as well as a pair of PROMs for byte addressability.

signals in this case require some additional logic for two reasons. The first is that the 6809 puts the read/write control (R/ \overline{W}) on a single pin, and logic is needed to separate the output-enable and write-enable signals. The second reason is a combination of several items of timing. To begin with, the 4118 requires that data inputs be held valid after the trailing edge of the \overline{WE} signal; in the 6809, however, data goes away at the same time as the R/ \overline{W} signal. The extra logic combines clock output E on the 6809 with quadrature clock output Q to take the RAM's \overline{WE} high before R/ \overline{W} . This ensures that \overline{WE} goes high approximately one quarter of a cycle before the disappearance of data.

Also, the E and Q outputs on the 6809 are used to enable the PROM decoder. Doing so provides an active period of three quarters of the microprocessor cycle and a chip-enable-precharge period of one quarter of the cycle as required by the edge-activated ROMs. All other connections to the 6809 are the same as in the Z80 connection.

ADD A LATCH

The 4118 fits easily into the Intel 8085 or 8088 microprocessor scheme, as Figure 5c shows. Read and

Figure 5c





Figure 5d



write controls connect directly. The microprocessors' IO/\overline{M} line, which determines whether the data path is to an input/output device or memory, connects to the enable input of the PROM decoder. The address-latch enable (ALE) connects to the PROM decoder and to the enable of a 74LS373 8-bit latch, which demultiplexes address and data on the 8085 and 8088 microprocessors.

Connecting to the 8086, Intel's 16-bit microprocessor, is nearly the same as to the 8085 except that pairs of 4118s are required to accommodate the 16-bit word (Figure 5d). Two PROM decoders are required to generate the chip-enable signals to meet the byte

addressability requirement—the 8086 can pick either 8- or 16-bit data at a time—otherwise a single decoder would suffice.

HIGH-SPEED APPLICATIONS

The 4801 serves the high-speed applications market, which currently relies on bipolar RAMs. The largest bipolar RAM is Fairchild's 93470, organized as 4K x 1-bit. The 4801 has twice the density, yet can dissipate as little as one fourth the power when used in a 4K x 8-bit array. (A similar array using 93415 1K RAMs would dissipate six times as much power as a 4801

implementation.) In addition, the 4801's BYTEWYDE organization fits well into a good number of bipolar applications.

BETTERING BIPOLAR

One application that has always used bipolar memories exclusively is caches and writable control stores in a computer. The 4801 can serve as a chache between a bit-slice processor and main memory, which would use dynamic RAMs, and at the same time can fill the various requirements of the processor's writable control store.

Another application that requires the 4801's high speed is multiported memory. Many distributed systems have several slow microprocessors that share a global memory.

If the memory is fast enough, which the 4801 is, the system can be configured such that all memory is shared without any significant slowing of either the overall system speed or the speed of any individual processor. In this application, the 4801 can greatly cut system costs by eliminating memory redundancy.

CONCEPTS FOR A DENSE NEW RAM

In 1976, Mostek introduced its Poly R process with the MK4104, a 4K x 1-bit static RAM. The part diverged from the usual static RAM designs in that it replaced the depletion-mode MOS transistor loads in its cell with ion-implanted polysilicon resistors (Figure a below). The design not only saved chip area but also greatly lowered power dissipation. Since the polysilicon resistors are actually laid over the four transistors, the cell of the 4104 shrank to 2.75 mil²—roughly half the size of conventional cells.


The power is reduced because the high resistivity of the polysilicon loads—typically, 5,000 megohms, accurately controlled by ion implantation—squeezes the current flow down to less than 1 nanoampere per bit. Another feature of the Poly R loads is their negative temperature coefficient, which automatically compensates for increased leakages that normally occur at elevated temperatures. Moreover, the polysilicon loads allow data retention in the cells even at greatly reduced supply voltages.

Both the 4118 and 4801 utilize the polysilicon-load concept, with one basic difference. Rather than connecting the load resistors to the positive supply (V_{CC}), as in the 4104, the 8K statics tie both resistors to one of the two data lines, depending on which side of the chip the cell lies, as shown in Figure b. Thus, power is fed to the cells via the column lines through the polysilicon load resistors. The key advantage of this arrangement is the elimination of the V_{CC} contact in the cell and the metal interconnection it required. Using that technique, the 2.75-mil² cell of the 4104 drops to 2.0 mil² in the 4118. Not only is the cell size reduced by tying the loads to the data line, but furthermore the low power and self-compensation advantages of the 4104 are carried through to the 4118, which packs 8K bits onto a 27,000 mil² chip.

NOW SCALING


The 4801 is the first part to use Mostek's Scaled Poly 5 process, which further reduces the 2.0-mil² cell of the 4118 to 1.3 mil². The process is Mostek's answer to what will be required for the next generation of products.

Scaling down refers to reducing all physical dimensions both horizontally and vertically, as well as reducing the



operating voltage. It is not to be confused with shrinking, which simply reduces the critical spacings and the number of elements, say, in a cell; the result is a squeeszing together of the circuitry. Scaling down reduces actual design dimensions, plus certain operating characteristics, including voltage power, signal level, and so on.

Below are shown a cross section of a typical MOS transistor and some of the critical dimensions that determine the operating parameters. Thanks to new lithography techniques, the old 5-micrometer dimensions are no longer necessary. Also, since the new 5-volt-only parts reduce the operating voltage (from the 12V level), oxide thicknesses can also be reduced.



In theory, all parameters can be reduced by a constant—5/12 is a good starting point, since the operating voltage is scaled from 12 to 5V. This brute-force technique, however, is not neccessarily the most efficient and must be modified somewhat. Table 1 shows both the brute-force and modified approaches.

The differences between the two approaches are there to enhance not only performance but manufacturability and reliability as well. Look, for example, at substrate resistivity. The brute-force technique would reduce it from 10 to 6 ohm-centimenters. The result of that, however, would be high junction capacitance and higher effective threshold voltage due to the body effect. Moreover, manufacturing tolerances also come into play.

Scaled Poly aims also at improving overall device reliability. Table 2 shows the changes in reliability when scaling down by a factor of K. The important one to note is power dissipation. It is a well-proven fact that the lower the power dissipation, the better the inherent device reliability. Current density increases, but there is no net effect on overall reliability because the previous design and process rules were overly conservative.

A final factor in scaling is the type of equipment required to manufacture a device. Scaled Poly 5 can be manufactured with existing equipment and technology—no new equipment is required for current products.

COMPARING METHODS OF DEVICE SCALING Table 1


Device Parameter	Standard N-MOS	Brute Force	Scaled Poly 5
Channel length, L (μm)	5	2.1	2.5
Oxide thickness, tox(A°)	850	354	500
Substrate resistivity (Ω-cm)	10	6	30
Power supply voltage (V)	12	5	5
Junction depth, X ₁ (μm)	1.2	0.45	0.4
Lateral diffusion, L _D (μm)	1.0	0.41	0.3

MOS DEVICE PARAMETER CHANGES DUE TO SCALING

Table 2

Parameter	Variation
Field strength	1 ↔
Power per unit area	1 ←>
Current density	1/K ♠
Device power	K ² ∀
Device voltage	к ∳
Power-delay product	K³ ¥

1980 MEMORY DESIGNERS GUIDE





MINIMIZING THRESHOLD VOLTAGE TEMPERATURE DEGRADATION WITH A SUBSTRATE BIAS GENERATOR

Со

Application Note

As with any MOS circuit, tight controls must be maintained on process parameters to insure that performance and reliability are maximized. This is important not only to a semiconductor manufacture but to the user as well. The dependence of proper operation on processing is more critical in today's advanced N-channel circuits than in older generation P-channel circuits. This partially accounts for the limited manufacture of N-channel in the early history of MOS technology. Through research and experience, it has become possible to manufacture highly reliable and good performance N-channel circuits with a fair degree of consistency.

There are still, however, problems that are intrinsic to MOS circuitry that are difficult to compensate for by just controlling process parameters, in particular temperature variations. In Mostek's MK30000/MK-34000 and MK36000 (8K/16K and 64K ROMs respectively), a circuit has been incorporated with the standard design that has minimized process and temperature dependence. This circuit called a substrate bias generator, compensates for variations in the threshold voltage due to temperature excursions, aging and other conditions. While the substrate bias generator is and has been utilized on various circuits, the approach used by Mostek presents an innovative departure from the old idea.

Threshold Voltage

One of the most critical parameters in an N-channel MOS circuit is threshold voltage (V_T), or the minimum voltage potential required to be applied to the gate of an MOS device to turn the device on. Threshold voltage can be defined by the following set of equations:

Eq. 1

$$VT = V_{FB} + 2\emptyset_B + \sqrt{2E_s \ q \ N_A \ (2\emptyset_B)}$$
Co
Where $V_{FB} = \emptyset_{ms} + \frac{Q_{fs}}{Co}$

$$\emptyset_B = \frac{kT}{q} \ln \left(\frac{N_A}{n_i} \right)$$

Øms = metal/silicon work function

Qfs = surface charge density/unit area

Co = gate capacitance/unit area

The term Q_{1s} can also be divided into several components that will help to show how it is process dependent. It would include a term for the fixed surface charge on the Si/Si O_2 interface $-Q_{ss}$, a term for oxide ion contamination $-Q_s$ and also some secondary terms which have only minor effect. Table I summarizes how each term is affected by the process.

Table 1						
PARAMETER	PROCESS					
NΛ	Impurity concentration in gate region.					
Øms	Gate metal (poly silicon/aluminum)					
Qts	Crystal orientation, oxide growth technology, mobile gate oxide contamination, oxide charge due to ionization.					

Gate oxide thickness, density of dielectric.

Many different process techniques have been developed over the past few years to better control each of the above terms, so that any chosen optimum V_{T} can be as reproducible as possible. Mostek for example, pioneered the use of ion-implantation as a means of controlling the N_{A} term. Utilizing a 1-0-0 crystal orientation which has the lowest number of surface states on the Si/Si O_2 interface will minimize the Q_{Is} term. However, it is still very difficult to maintain a high percentage of the threshold distribution at the desired value. In a production environment a V_{T} distribution of \pm 250mV is generally considered to be good.

This situation presents the MOS designer with a number of problems. He must take into account the fact that the V_{τ} 's as well as other important parameters will vary considerably from their ideal values. The design must be done on a basis of worst case conditions. Therefore, the designer is forced into a trade-off position between an ideal speed-power product and circuit stability. Obviously a superior circuit design would be achievable if the designer was assured that the V_{τ} 's would always be at their optimum values over the specified operating conditions in a system.

To the system designer, threshold voltage manifests itself in many ways in the actual operating characteristics of the circuit. Input high and low levels are directly dependent upon V_{T} . This in turn will determine noise margins of the circuit. Power supply tolerances and output drive capability also depend on thresholds. Due to the intrinsic dependence of V_{T} with temperature, the operating temperature range of a circuit and in turn the system is limited.

It is evident that if thresholds could be maintained at their optimum values regardless of process variations and temperature excursions, a superior I.C. is possible. As a consequence the system designer is given the greatest latitude in his design tolerances.


Controlling Thresholds with VBB

The effective threshold voltage of a MOS device can be shifted from the process controlled value defined in Eq. 1 in the following manner:

Eq. 2
$$V_{T eff} = V_{T} + \Delta V_{T}$$

The ΔV_T term is caused by the addition or substraction of an electric field at the gate region, which is generally due to some negative potential applied to the substrate of the circuit. This potential is commonly known as back bias or V_{BB}. In dynamic RAMs for instance, a typical V_{BB} of -5 volts is used in order to shift thickfield thresholds to higher values and to reduce junction capacitances. However, until recently, the idea of making VBB variable in order to precisely control thresholds has been overlooked. Mostek has utilized this idea in all of its new ROM designs by means of an on chip substrate bias generator. This bias generator, or "charge pump" as it is often called, is capable of supplying between -.5V to -3.5V to the substrate in order to maintain thresholds at their most desirable levels. Since VBB is generated internal to the device, many of the problems associated with an external VBB supply are avoided. Generally an external supply has to be well regulated and may require a special sequencing with the other supplies used. If this external V_{BB} supply is lost, the circuit may become catastrophically damaged or the longterm reliability can be adversely affected.

CHARGE PUMP



The charge pump is actually a gated oscillator which is controlled by a threshold detector. (See Figure 1) The threshold detector compares the thresholds of the circuit with an on chip voltage reference (V_R). This reference is not threshold dependent; rather, it is a voltage which remains at a fixed percentage of the V_{CC} power supply.

The operation of the charge pump can be understood by a careful examination of the power-up sequence illustrated in the left portion of Figure 1. When the $V_{\rm CC}$ supply is first turned on the threshold detector compares the unbiased $V_{\rm T}$'s (threshold voltage at $V_{\rm BB}$ =OV) with the reference voltage $V_{\rm R}$. The unbiased

 V_T 's are set by the process at about .5 volts below the optimum value. The threshold detector sees this difference and turns on the oscillator. The substrate voltage will go more negative each time the charge from C_1 is dumped into C_s (the substrate capacitance).


During the first part of the cycle, device 1 turns on pulling node (A) to V_{CC} while node (B) is held approximately at V_{T} . The second part of the cycle, node (A) is pulled to ground by device 2. This forces node (B) below the V_{BB} node. Device 4 conducts and puts more charge on the substrate capacitor C_{S} . As V_{BB} goes more negative, the effective thresholds begin to rise correspondingly. When V_{BB} reaches a magnitude sufficient to raise V_{T} eff to its desired value, the threshold detector turns off the oscillator.

During normal operation, substrate leakage will tend to decrease V_{BB} and thus $V_{T\,eff}.$ The threshold detector however is sufficiently accurate that it can see these small changes and again activate the oscillator in order to bring $V_{T\,eff}$ back to its nominal level. This is shown in the right half of Figure 1.

Advantages of the Charge Pump

The advantages of a charge pump should be obvious. Because thresholds are no longer entirely dependent upon process parameters, much tighter V_T distributions are possible. Instead of V_T spreads of 400mV-500mV the circuit designer can expect to see distributions as tight as ± 25 mV. To the user this means much wider operating tolerances while maintaining optimum performance in the circuit.

THRESHOLD VOLTAGE VS. AMBIENT TEMPERATURE FOR A TYPICAL LOW VT MOS DEVICE



The most important aspect of the charge pump is how it compensates V_{T} $_{\text{eff}}$ over temperature. All MOS circuits exhibit degrading characteristics as the ambient temperature varies. This is primarily due to the intrinsic dependence of V_{T} upon temperature. Virtually every term in Eq. 1 has some linear or logarithmic temperature dependence. The overall effect of this is illustrated in Figure 2. It appears as a linear decrease of V_{T} with increasing temperature at an approximate 2.7mV/°C rate. The limit to the operating range of a circuit can occur when the device thresholds shift to such an extent that either a DC level problem occurs within some critical inverter stage or the device no longer meets the required input or output levels.

VT (1µA) VS. AMBIENT TEMPERATURE WITH CHARGE PUMP

Figure 3





Figure 3 illustrates how the charge pump helps to overcome the problem. The data shown represents values typical of measurements taken from several manufacturing lots of the MK34000. Thresholds were found to be virtually constant from -35°C (the lower temperature limit of the experiment) up to about 95°C. Beyond 95°C, substrate leakage began exceeding the current capability of the charge pump. As a result V_T's begin falling at a rate close to the 2.7mV/°C typical of any low threshold MOS device. Figure 4 illustrates how V_{BB} varied with temperature in order to maintain the V_{T} 's shown in Figure 3.

VBB VS. AMBIENT TEMPERATURE WITH CHARGE PUMP OPERATIONAL

Figure 4




The real significance of the above is best seen when comparing Figures 2 and 3 on the same plot along with the limits of the distributions. This is graphically shown in Figure 5. A typical low V_T MOS device might be capable of operating over a range of thresholds from .40V to 1.05 volts. If an MOS circuit could be designed and processed repeatedly with ideal thresholds, the operating temperature range would be very wide. Since it cannot be done that accurately and consistently the operating temperature is more limited as shown by the typical MOS curve in Figure 5. For example, if it is assumed the device will not properly operate outside the .40V to 1.05V V_T range, then the

device will only operate from -6°C to +87°C. Outside of this range, the processing tolerances of the non-charge pump part do not allow proper operation.

As can be seen in Figure 5, with the charge pump working, V_T is much tighter around the nominal value.

COMPARISON OF THRESHOLD DISTRIBUTIONS FOR A TYPICAL MOS DEVICE WITH AND WITHOUT A CHARGE PUMP

Figure 5



Even with large variations in the no bias V_{T} , the pump sufficiently compensates to keep V_{T} eff well within its operating tolerances over a wide range in temperature. This means the circuit can be expected to operate over a much wider temperature limit with no significant change in V_{T} .

The result is the charge pump has its greatest effect on the input levels of a circuit. It allows the designer to process the circuit to a V_{T} level that gives the best speed/power product commensurate with the TTL level inputs. In a normal production situation on an uncompensated device, the thresholds would have to be set artificially high to allow for process and temperature tolerances on V_{T} . The following shows how the charge pump effects this situation.

In an MOS device, the lower limit that can be tolerated on V_{T} is determined by the input low level. On a 5 volt only ROM such as the MK 34000, the lower limit on V_{T} is set at .5 volts. This number is the lowest V_{T} tolerable for proper operation of the part. The upper limit to V_{T} can be determined by the following equations.

EQ 3 VTNOM=VT lower limit + AVTT + VP

EQ 4 V_{Tupper} = V_{TNOM} + \triangle V_{TBE} + \triangle V_{TT} where V_{TNOM} =Nominal V_{T} excluding tolerances

V_P=Process tolerance of V_T

 ΔV_{TBE} =Change in V_T due to body effect

 ΔV_{TT} =Change in V_T due to temperature

In Eq 3 the nominal V_T will be set by the lower limit of V_T plus whatever process and temperature tolerances have to be allowed for. Using the numbers mentioned before, where $V_P = \pm 250 \text{mV}$ and $\triangle V_{TT} = -300 \text{mV}$ (over

range of -55°C to + 125°C centered at R.T.), it can be seen that V_T nominal is 1.05V. The upper limit to V_T would be 1.05V plus V_P (250mV) and ΔV_{TT} (200mV) or a total of 1.5V. The designer in this case would have to set the process V_T to 1.05 volts and design the circuit to operate over a range of .5 volts up to 1.5 volts.

This in itself may not be an unsolvable problem, however, the ΔV_{TBE} term has been neglected. At the upper level of V_{TB} problem occurs with the output high level. Equation 5 shows why.

EQ 5
$$V_{OH}$$
 max= V_{CC} - V_{Tupper} - ΔV_{TBE}
where V_{CC} = 5 volts \pm 10%
 V_{Tupper} = 1.5V

If V_{CC} is taken to be at the lower tolerance (4.5V) and V_{Tupper} =1.5 volts then ignoring the ΔV_{TBE} term puts the maximum output high level at 4.5 volts –1.5V or 3.0 volts. By the time the body effect term is subtracted, the level may be below 2.0 volts which is unacceptable in a TTL compatible product.

By going thru the same analysis with the charge pump operational, and using the following numbers for V_P and $\triangle V_{TT}$, it can be shown that the process V_T can be set at a much lower level than before.


$$V_p = \pm 50 \text{mV}$$

 $\Delta V_{TT} = \pm 100 \text{mV}$

This fact helps to optimize the speed power/product of the circuit while allowing true TTL compatibility on the inputs and high drive capability on the outputs.


Figures 6 and 7 show the distribution of input levels of uncompensated and compensated 16K ROMs. Although these are room temperature distributions, extending the temperature would tend to further widen the uncompensated distribution.

INPUT HIGH LEVELS Figure 6



INPUT LOW LEVELS

Figure 7



As was eluded to above, output drive is at least partially enhanced by the operation of the charge pump in two ways. Since V_{TNOM} is lower, the overall output drive is made larger (see Eq 5). Over temperature (particularly from -55°C to $+125^{\circ}\text{C}$) the charge pump holds V_{T} constant, which in turn keeps output drive at a higher level.

Also with a compensated device, a power supply tolerance of $\pm 10\%$ is more easily accomplished. Again referring to Equation 5, if the upper limit of V_T is abnormally high, then the amount of tolerance on the power supply is reduced. On an uncompensated device, the V_T makes it extremely difficult to design an input stage with true TTL levels. Since the reference voltage V_R is kept at a fixed percentage of the V_{CC} supply, the output level will not decrease by the total change in V_{CC} , if V_{CC} should decrease. Rather output drive would only decrease by an amount determined by the fixed percentage that V_R is of V_{CC} .

User Benefits

The user benefits created by the charge pump are quite obvious. It is no longer necessary to utilize an external power supply (requiring regulation) to accomplish the tasks of shifting the operating thresholds and reducing junctions capacitance. The substrate bias generator performs these functions with only a slight increase in circuit power dissipation (typically 5mW) and not a significant increase in overall chip size. This saves the cost of an extra supply with a non-significant increase in the I.C. price.

The charge pump allows the circuit designer and thus the system designer greater design tolerances, as witnessed by the MK30000 and 34000 performance specifications. It gives the system designer ± 10% power supply tolerances while allowing greater output drive. This can be a significant advantage in a 5 volt only ROM. Input levels can be specified at true TTL levels providing the widest noise margins possible when used with high performance control circuitry such as standard TTL or Schottky TTL.

Power dissipation is kept to a minimum while access time is the fastest of any 5 volt only ROMs available. Due to the charge pump compensating for V_T changes with temperature the specified operating temperature range can be increased to -55°C to +125°C with only minimal loss in system performance (namely access time and power dissipation).

Another important factor is cost. The charge pump narrows the VT distribution of the MK30000/34000 and MK36000 making them highly repeatable and manufacturable products. This not only reduces the device costs but increases yields, reducing the lead time for production quantities because of an increased number of available chips.



ROM Programming Guide

ROM PROGRAMMING GUIDE

It has always been MOSTEK's policy to service its customers ROM needs in the most efficient way possible. In continuing with this effort, MOSTEK has revised its ROM Procedure to better facilitate the market we serve. This new ROM programming guide and information form will insure that all pertinent information is received with the purchase order. This will reduce the unnecessary delays which develop when sufficient information is not available.

DESCRIPTION OF ROM FORM

The first part of the ROM programming form is concerned with providing all necessary customer information to MOSTEK. This will simplify any correspondence which may be necessary to complete the order in question.

The ROM generic type simply indicates the ROM series the customer wishes to purchase. This includes the following MOSTEK series:

MK 2300 Series MK 2400 Series MK 2500/2600 Series MK 28000 Series MK 30000 Series MK 34000 Series MK 36000 Series

PACKAGE TYPE

The package type must be included on both the ROM form and the purchase order to prevent parts being produced in the wrong package. Currently, all prototypes and any follow-on quantities built in Dallas will be ceramic. Remember: P = Ceramic, N = Plastic.

CUSTOMER NUMBERS

In the event the customer assigns a part number to the MOSTEK ROM selected, this number should be entered on the ROM form. This number will simplify any communication which may be necessary between the customer and MOSTEK.

SPECIAL BRANDING

Special branding of MOSTEK ROMs is possible if the instructions are indicated on the ROM programming form. But due to space and printing limitations, any special branding desired must be limited to 10 characters on one line.

CUSTOMER SPECIFICATIONS

If the customer desires different specifications for the ROM selected than appears on the appropriate MOSTEK data sheet; it is imperative that these specification changes be well documented and sent to MOSTEK as early as possible. This is important because any specification change must be reviewed and accepted by MOSTEK before the ROM order can be processed.

ROM DATA

MOSTEK will accept a number of media and formats for the inputting of programming data. This flexibility will make it easy for a customer to have his ROM order processed as quickly as possible. In all cases the actual ROM contents is preceded by four header cards or records which contain important programming information such as chip select codes, logic, and verification codes. Refer to the appropriate MOSTEK data sheet for the description of the header cards and the MOSTEK format for the actual ROM data. The following table shows the formats and media that can be most easily processed by MOSTEK. When filling out the ROM programming form, check the appropriate block under pattern media.

PATTERN MEDIA

Punched Cards: Use standard 80 column cards punched as per the applicable format. MOSTEK's four header cards must be included.

Paper Tape: Use 1", 7 or 8 bit ASCII coded paper or mylar tape. Tape records should be card images ending with a carriage return and line feed if a card format is being used.

ROMS/PROMS: On MOSTEK's ROMs of 4096 bit and larger density, PROMs of the 2708 and 2716

type or pin compatible ROMs may be submitted for the ROM contents. They must, however, be accompanied by the header cards required for the MOSTEK ROM type or that information in written form. Each PROM or ROM submitted must also be clearly marked so that no question arises as to its starting memory location.

VERIFICATION MEDIA

For pattern verification, MOSTEK can supply either a printout, paper tape, card deck, or reprogrammed PROMs. Formats of cards and tapes are as shown in the table of acceptable formats.

To insure rapid turnaround of data verification information, acceptable media and formats should be used as outlined in the tables. If another method is desired, contact MOSTEK so that all arrangements can be made and an accurate schedule can be generated. Quick turnaround of verification information cannot be guaranteed in cases where new software has to be developed. Remember, when filling out the ROM programming form, check the appropriate block under verification media.

HOW THE PROGRAM WORKS

MOSTEK's ROM program is designed for maximum safety with two verification steps that limit the liability of both the customer and MOSTEK. However, if circumstances dictate, MOSTEK is flexible enough to vary its procedures to better serve its customers.

PATTERN VERIFICATION

Upon receipt of the ROM programming information form and the ROM input data, MOSTEK engineering will re-generate the pattern data for customer verification. At this point, no liability is incurred for Following customer verification, either party. MOSTEK begins prototype production. This verification step can be waived so that prototype production begins immediately upon receipt of the input data. The time savings is the time for MOSTEK engineering to generate verification plus the time necessary for the customer to receive and verify the data. This savings is usually less than two weeks. If data verification is waived, the customer is liable for the mask charge plus the prototype parts.

PROTOTYPE VERIFICATION

The second verification step in MOSTEK's ROM Program is that of prototype verification. The prototype quantity is usually 25 parts which are considered part of the order quantity for billing purposes. After the customer has verified the prototype, in writing, as being correct, MOSTEK will proceed with the production of the total remaining order.

The prototype verification step can also be waived and MOSTEK will immediately begin production instead of prototype. The time savings gained from waiving prototype verification is usually 5-6 weeks. If prototype verification is waived, the customer is liable for the mask charge plus all work-in-process material if a customer mistake occurs.

WAIVERS OF VERIFICATION

Arrangements must be worked out with MOSTEK prior to committing deliveries based on verification waivers. If an order is accepted by MOSTEK waiving pattern verification, the quoted cycle time begins upon receipt of the input data and only a small quantity of parts will be produced as prototypes. If MOSTEK accepts an order waiving prototype verification, the quoted cycle time will begin upon notification of pattern verification.

GENERAL INFORMATION

Production capacity cannot be reserved without a purchase order. Therefore any quotes for delivery will be subject to change until a purchase order is obtained.

Moderate quantities of parts are usually available from the MOSTEK Dallas Assembly facility shortly after prototype shipments. These units will always be ceramic packages and, if delivered in less than 8 weeks after prototypes, will require a \$2.00 per unit adder in addition to the ceramic package price.

The appropriate MOSTEK price sheet contains information on order minimums and price adders.

AC	ACCEPTABLE MEDIA										
МК ТҮРЕ	CARDS	PAPER TAPE	ROM	PROM							
MK2300P Series	Х	Х									
MK2400P Series	Х	X									
MK 2500/2600P Series	×	Х	×								
MK28000P/N Series	Х	Х	х	×							
MK30000P/N Series	Х	×	×	×							
MK31000P/N Series	×	Х	×	х							
MK34000P/N Series	×	Х	Х	х							
MK36000P/N	Х	×	Х	Х							

READ ONLY MEMORIES

		NUMBER ACCESS SUPPLY VOLTAGES							POWER DIS	PACKA	١GE	
DEVICE ORGANIZATION	LOGIC	BITS	(ns)	V _{DD}	V _{GG}	V _{BB}	v _{cc}	vss	(MW) MAX	TYPE	PINS	
MK2300	64×7×5	Static	2240	1000	0	-12			+5	750	Ceramic	24
MK2400	256×10	Static	2560	500	0	-12			+5	850	Ceramic	24
MK2500	512x8 or 1024x4	Static	4096	700	0	-12			+5	950	Cer/Plas	24
MK2600	512x8 or 1024 x 4	Static	4096	700	0	-12			+5	950	Cer/Plas	24
MK28000	2048×8 or 4096×4	Dynamic	16384	600		-12			+5	1000	Cer/Plas	24
MK30000	1024×8	Static	8192	450				+5	0	TBD	Cer/Plas	24
MK31000	2048×8	Static	16384	550				+5	0	300	Cer/Plas	24
MK34000	2048×8	Static	16384	350				+5	0	330	Cer/Plas	24
MK36000	8192x8	Dynamic	65536	250				+5	0	220	Cer/Plas	24

ROM CROSS REFERENCE

MOSTEK	AMD	INTEL	MOTOROLA	AMI	FCLD	SYNERTEK	NATIONAL	EA	G.I.
MK2500P				S5232			MM4232/5232		
MK2600P	AM9214			S3514	3514				
MK28000P/N								EA4800/4900	
MK30000P/N*	AM9208	2308/8308						EA2308A	
MK31000P/N		2316A/8316A		S6831A		SY2316A			RO-3-8316A/B
MK34000P/N		2316E/8316E	MCM68316E	S6831B		SY2316B			RO-3-9316A/B
MK36000P/N									

- * MOSTEK's MK30000 operates from +5 volts only
- ** User must consult the applicable MOSTEK Data Sheet for timing conformance.

ACCEPTABLE FORMAT

				INTEL	INTEL		MOSTEK	MOT
МК ТҮРЕ	MOSTEK	NAT	FCLD	CARD	TAPE	EA	F-8	6800
MK 2300P Series	x							
MK 2400P Series	х							
MK 2500/2600P Series	х	х	×					
MK 28000P/N Series	х					х	×	X
MK 30000P/N Series	х			×	х	х	×	х
MK 31000P/N Series	x			×	х	х	x	X
MK 34000P/N Series	х			х	х	x	х	х
MK 36000P/N Series	Х			х	х	х	x	х

ROM PROGRAMMING FORM

CUSTOMER NAME	
ADDRESS	
CITY	STATEZIP
PHONE ()	EXTENSION
	TITLE
ROM Generic Type	
Package Type	
Customer Part Number	
Branding Requirement	
Customer Specification:	Yes
	No Parts to be tested to standard
	Data Sheet
Date customer spec sent to MOSTEK	
PATTERN MEDIA	VERIFICATION MEDIA
☐ PROM (2708/2716)	□ PROM (2708/2716)
☐ PIN COMPATIBLE ROMS	☐ PIN COMPATIBLE ROMS
☐ PAPER TAPES	☐ PAPER TAPES
☐ CARD DECK	☐ CARD DECK
☐ TAPE OF CARD DECK	☐ TAPE OF CARD DECK
☐ OTHER - NOTE 1	□ OTHER - NOTE 1
	NOTES: (1) Other Media Require Factory Approval
Date Pattern Data Sent to MOSTEK	
Does Customer Require Prorotypes	
Pattern Verification Required by Custome	
Prototype Verification Required by Custon	omer Yes Waived
COMMENTS: (waiver explanation)	
O L. M. ikan	
Customer Order Number	
Date of Customer Order	
Distributor Order Number to MOSTEK	
Order Quantity and Price	D
Delivery Requested/Committed	Prototypes
l	Production
Date Form Completed	



MK36000 HIGH SPEED/LOW POWER 64K ROM

Technical Brief

A 64K ROM using standard N-channel silicon gate technology will be described. Cell layout affords a small die area for a given number of bits, while differential sensing and dynamic clocking has permitted the combination of high speed and low power. Operating from a single 5V supply, the chip has a typical access time of 80ns and typical power of 150mW. The cell area is 0.25mils² ($158\mu^2$) and the overall chip area is 183×190 mils; 4.65×4.83 mm.

BLOCK DIAGRAM OF 64K ROM Figure 1




Figure 1 shows a block diagram of the circuit, and a photograph of the device is shown in Figure 2. The chip is organized as 8K words by 8 bits per word. The memory array is divided into four 16K quadrants, each containing the data for two outputs. The column decoders provide a 1 of 32 selection and the row decoders a 1 of 256 selection.

The schematic diagram of the basic cell and the interfacing differential sense amplifiers is shown in Figure 3: photograph of cell appears in Figure 4. The small cell area was achieved by sharing not only the outputs of each cell, but also by sharing the virtual ground line between cells, resulting in only 1/2 contact per memory cell. Programming of information in the array has been achieved by selecting which devices in the array receive a threshold modifying implant.

The negative going edge of \overline{CE} starts an internal timing chain of dynamic clocks. These internal timing edges latch in addresses, which provide dynamic X-Y decoding, and transfer data through a set of differential

amplifiers and latching flipflops to the output buffer. The chip then automatically goes back into precharge mode except for the static output buffers which trap data until the positive going edge of \overline{CE} open-circuits the outputs.

The memory cell and differential amplifier shown in Figure 3 operate as follows. During precharge (CE high). all data buses, output buses, and column lines are clamped to the 5V supply, VCC. This is done with depletion transistors to avoid a threshold voltage loss. The negative-going edge of CE starts the internal timing clocks bringing the precharge clock, PC, to ground which leaves the data lines floating and equilibrated at VCC. After decoding takes place, the selected poly row line is driven to VCC, applying gate drive to both the reference cell transistor T11, and the memory cell transistors, T8, T9, and T10. For this example, assume that the cell transistors are programmed to a "O" or low threshold. Both the selected column, COLN and the reference column are pulled to ground (Vss) turning on the reference transistor T11 and a pair of cell transistors, T9 and T10. The reference data line, node 22, and the two data lines, nodes 11 and 13 begin to discharge. The widths of the cell and reference transistors are in a ratio such that the cell transistors, T 9 and T10, discharge the data lines at about twice the rate as the reference transistor, T11, discharges the reference data line. At the same time COLN is discharging to ground, the differential amplifiers are activated through devices T3 and T6. As a signal difference developes between the reference data line, node 22, and the data lines, nodes 11 and 13, the differential devices T1 and T2, and T1 and T5 produce true and complement data on the output bus lines, nodes 17 and 18, and nodes 19 and 21. When a few hundred millivolts of differential signal is available on the output buses, this information is latched by cross coupled flipflops in the appropriate output buffer. This information then steers the output clock enable signal to either the pull-up or pull-down drivers of the output buffer. If a "1" had been programmed into the cell, the cell transistors would have had a high threshold and the data lines in the array would remain high. This would produce complement data on the ouput buses.

For every column access, a pair of cells and differential amplifiers are activated. The memory array is split into four 16K blocks, each of which provides two outputs of the 8K words by 8 bits per word configuration. The diodes T3, T6, and T7 in the differential amplifiers serve to prevent adjacent amplifiers from becoming active when a particular column line is accessed. The depletion clamp, T17 serves to hold the adjacent column line at Vcc, further avoiding potential noise contributions from adjacent cells.

Figure 5 shows a photograph of typical access time for nominal supply and temperature conditions and Table 1 shows a summary of the device characteristics.

TYPICAL CHARACTERISTICS OF 64K ROM Table 1


Technology N Si Gate Cell size 0.25 mil²

Die size 183 x 190 mils (34.770) mil²

Access time 80ns
Cycle time 150ns
Supply 5 (±10%)
Active current 30mA
Standby current 4mA
Input levels 2.0 0.8
Output levels 2.4 0.4


PHOTOGRAPH OF 64K ROM

Figure 2




SCHEMATIC OF ROM CELL AND DIFFERENTIAL AMPLIFIERS


Figure 3




PHOTOGRAPH OF ROM CELL Figure 4

OSCILLOGRAPH OF MEMORY ACCESS TIME Figure 5





1980 MEMORY DESIGNERS GUIDE





MOSTEK'S BYTEWYDE™ MEMORY PRODUCTS

Application Note

INTRODUCTION

The proliferation of low cost microprocessors has created many new opportunities and challenges. With evolvement of the microprocessor the need for specialized memory components has emerged. Mainframe memory designs of the past tended to be large in bit content with various word widths. Microprocessor memories, in contrast, are typically smaller in size with word widths fixed at X8 or X16 bits. This X8, or byte orientation, has given birth to wide word memories with new opportunities for standardization.

BYTEWYDE™ memories can adapt themselves to the microprocessor as building blocks because microprocessor architectures are byte oriented. By using these building blocks, memory design can inherit flexibility and compatibility that has not existed before. The design of custom memory arrays can be reduced to the mere insertion of components which directly match the microprocessor software requirements.

In memory design, various types of devices are more suited for a given application than others. The wide spread popularity of RAM, ROM, and EPROM validates the need for different types of memory devices. A truly non-volatile RAM could remove this complication. Since this device does not yet exist memory designers must decide, and usually very early in the design, how much and what type of memory components to use. Nevertheless a coherent memory packaging philosophy can resolve many problems associated with type, size, and expansion. The benefits of such an approach can be:

- (1) RAM, ROM, EPROM interchange
- (2) Upgradeability to higher density components
- (3) Single component incremental expansion

ROM and PROM interchangeability has existed for some time. This convenience has been used with non-volatile memory to reduce memory cost after system confidence has been established by substituting ROM for EPROM in high volume applications. The availability of RAM with pin compatibility has furthered the process of interchangeability. Memory design, as a result, is less restrictive in that exact amounts of ROM vs RAM may be decided virtually after the design has been complete.

Socket upgradeability presupposes that a higher density


part will exist and that the future part may be substituted for a former lower density part. Good memory designers will use the maximum density part available to reduce P.C. board space and cost; however, less clearly understood is that density of components doubles every 18 to 24 months. This seems to say with some certainty that a memory design which uses current state-of-the-art density will be out-dated in two years because of reduced cost effectiveness. However, many equipment manufacturers need 4 to 6 years of product life. Upgradeability allows not only the option for substituting new, higher density parts; but provides the solution to remaining price competitive. The wasteful practice of providing real estate consuming spare sockets for probable future development can be eliminated by allowing technology advances to provide expansion. Furthermore, a given matrix of memory can be populated to exact requirements with single component incremental expansion provided by BYTEWYDE organizations.

PACKAGE COMPATIBILITY


The 24 pin DIP has become the standard for presently available X8 memory devices. As the density of devices increases, more address pins will be needed to define higher density devices. This will create a need for future parts to occupy more than 24 pins. A logical choice is a 28 pin DIP package with the same pin spacing and package width differing only in the length occupied by the 4 additional pins. The key to future compatibility resides in the accepted 24 pin package pinout of today, and a 28 pin printed circuit board layout which is mutually inclusive of 24 and future 28 pin devices.

Mostek is dedicated to such an approach with its BYTEWYDE concept. This concept is particularly well suited for applications where the localized memory requirement can be implemented in 8 or less packages. Today, 80% of all 8 bit multi-chip microprocessor applications fall into this category. The future trend to distributed processor system architectures will emphasize smaller concentrations of memory localized in one area, although; the overall system requirement for memory will be substantial. Figure 1 shows the more traditional mainframe computer architecture of the 70's and Figure 2 shows the trend for the 80's using multiple microprocessors. Before proceeding to the packaging

MAINFRAME COMPUTER ARCHITECTURE



MULTIPLE MICROPROCESSOR TREND OF THE 80's Figure 2



philosophy of BYTEWYDE memory control functions will be discussed.

MEMORY CONTROL FUNCTIONS

Memory control functions are provided to simplify interface and allow full utilization of performance. Historically, consistency in control functions has proved difficult. This is because control functions occupy pins which compete with address lines needed for future higher density parts. Three control functions have become very popular: chip enable, output enable, and write enable.

PROCESSOR/MEMORY INTERFACE - NO CONTROL FUNCTION


NO CONTROL FUNCTION
Figure 3

Microprocessor
RD
WE

ADDRESS
ROM Program
Storage

Insight into control functions can be gained by a few simple examples. The simplest case is a ROM processor interface in which addresses are supplied and data falls out at access time (Figure 3). No requirement for a control function is apparent. It is not until a second memory element is added that the need for the control function $\overline{\text{CE}}$ becomes evident (Figure 4). Since the microprocessor must now decide between the ROM and the other memory for a given access, some method must be provided to control device selection. The highest level selection control is called chip enable ($\overline{\text{CE}}$) by convention.

PROCESSOR/MEMORY INTERFACE - CE, WE CONTROL Figure 4



To reduce costly interconnects most microprocessors have a common data in and data out, many have addresses time multiplexed on this same bus. To avoid bus contention, a condition where two or more devices attempt to drive the common bus at the same time, the use of the output enable (\overline{OE}) memory control is often desirable.

PROCESSOR MEMORY INTERFACE CE, WE, OF CONTROL (MULTIPLEXED A/D BUS)




Figure 5 illustrates one of the many uses of an $\overline{\text{OE}}$ memory control. In this diagram the bus is time multiplexed, first with address then with data out to accomplish a read cycle. As soon as addresses are valid, it is advantageous to start the read cycle; however, without an $\overline{\text{OE}}$ control the possibility exists that the memory can go low impedance before addresses clear the bus. With an $\overline{\text{OE}}$ control, data can be held off until the bus is clear of addresses and still not impair memory access time.

A third control function is required for RAM called write enable (\overline{WE}). It is used to differentiate between read and write cycles. To achieve RAM interchangeability with ROM and EPROM, provisions for a \overline{WE} must be incorporated into the system design and device pinout.

Having shown the usefulness of \overline{CE} and \overline{OE} , a more complete description will be given:


Chip Enable - A $\overline{\text{CE}}$ (active low signal) is used to single out a device which is to go into cycle. $\overline{\text{CE}}$ will typically be generated from a decoder which uses the high order address lines to uniquely select a memory device among the matrix of devices. The second aspect of the $\overline{\text{CE}}$ control is to power up the selected device from a standby mode. In the case of dynamic logic $\overline{\text{CE}}$ activates the internal clocks necessary to complete the cycle. Use of dynamic logic within the device makes substantial power saving possible and is widely accepted. This control is located in pin 18 of today's 24 pin DIPs.

Output Enable - An \overline{OE} (active low) controls the output buffer of the memory device. This control avoids bus contention since the memory device's output can be turned on and off directly by the controller (generally a microprocessor). Data can be gated out of the selected memory device (\overline{CE} low to the selected device) at the precise time required. This control is located on pin 20 of today's 24 pin DIPs.

For many applications both \overline{CE} and \overline{OE} are needed to insure correct operation. The use of additional chip select signals (\overline{CS}) is viewed as redundant and serves little purpose, furthermore; it can cause compatibility problems with other memory device types. This also can have an adverse affect on upgradeability to next generation densities. If external decoding is needed, the sole advantage of additional chip selects is eliminated.

24 PIN PACKAGES


A good starting point for the discussion that will follow is the popular 2716 EPROM. The 2716 has found wide spread acceptance for microprocessor program storage. Figure 6 shows the 2716 pinout. Since this part is presently produced by no less than five manufacturers of memory devices, it may be safe to assume that this group has in itself agreed to standardization. Strengthening this assumption is the fact that many ROMs are available at the 2K level which are pinned to




match the 2716.

The MK4118, 1K x 8 static RAM, packaged to the popular 2716 pinout, completes the compatibility circle (Figure 7). The 2716 is a 2K x 8 device requiring address line A10 as compared to the MK4118, which is a 1K device. The MK4118 (Figure 8) will interchange with the 2716 if allowance is made for the address line A10 and pin 19. A second consideration is the write enable line (WE) required on pin 21 by the MK4118. The 2716, a ROM, does not required the write enable function. The availability of compatible 24 pin RAM, ROM and EPROM has completed the first phase of the BYTEWYDE concept.

TYPES OF MEMORY Figure 7






FUTURE 28 PIN PACKAGING

Systems designers derive important benefits when component manufacturers discipline themselves to a


well thought out packaging philosophy. The first phase of BYTEWYDE memory standardization and its packaging philosophy has already been achieved with the 24 pin package; however, the higher density memories of the future will required a 28 pin package and the proper planning to go along with it.

These principles should be used to guide the 28 pin package assignment:

- (1) The popular 2716 pinout should be used to define address, data, $\overline{\text{CE}}$ and $\overline{\text{OE}}$.
- (2) 24 pin devices should coexist with 28 pin devices by lower justification. 24 pin devices are lower justified in pin 3 thru 26 of 28 pin socket.
- (3) Consistent \overline{CE} and \overline{OE} control functions (same as 2716) should be used on all BYTEWYDE devices with provision for RAM (\overline{WE}).
- (4) Spare pins at a given density level should be no connect rather than redundant chip selects (CS) to allow for the ultimate development and upgradability of 28 pin socket site.




ROM EVOLUTION Figure 10



STATIC RAM EVOLUTION

Figure 11



BYTEWYDE FAMILY PINOUTS

Figure 12

4118	4802	34000	2716	4816	37000	2764			2764	37000	4816	2716	34000	4802	4118
1K x 8 STATIC RAM	2K x 8 STATIC RAM	2K × 8 ROM	2K × 8 EPROM	2K x 8 PSEUDO- STATIC RAM	8K x 8 ROM	8K × 8 EPROM	_	\	8K x 8 EPROM	8K×8 ROM	2K x 8 PSEUDO- STATIC RAM	2K x 8 EPROM	2K x 8 ROM	2K x 8 STATIC RAM	1K x 8 STATIC RAM
			ł	RFSH	NC	NC	₫ 1	28	v _{CC}	∨cc	Vcc_				ĺ
				NC	A12	A12	Q2	27	NC	NC	WE				
Α7	Α7	Α7	A7	Α7	A7	Α7	3(1)	(24)26	NC	NC	cs	Vcc	Vcc	Vcc	Vcc
A6	A6	A6	A6	A6	A6	A6	4(2)	(23)25	A8	A8	A8	A8	A8	A8	A8
A5	A5	A5	A5	A5	A5	A5	5 (3)	(22)24	A9	A9	A9	A9	A9	49	A9
A4	A4	A4	A4	A4	Α4	Α4	6 (4)	(21)23	A11	A11	NC	VPP	NC	WE	WE
A3	A3	А3	A3	A3	А3	А3	7(5)	(20)22	OE/V _{PP}	ŌĒ	OE.	ŌĒ	ŌĒ	ŌE	OE
A2	A2	A2	A2	A2	A2	A2	8(6)	(19)21	A10	A10	A10	A10	A10	A10	
A1	A1	A1	A1	A1	A1	A1	9(7)	(18)20	CE	CE	CE	CE	CE	CE	CE
A0	A0	A0	A0	AO	A0	A0	10(8)	(17)19	D7	D7	D7	D7	D7	D7	D7
D0	DO	DO	D0	DO	DO	D0	11(9)	(16)18	D6	D6	D6	D6	D6	D6	D6
D1	D1	D1	D1	D1	D1	D1	12(10		D5	D5	D5	D5	D5	D5	D5
D2	D2	D2	D2	D2	D2	D2	13(11		D4	D4	D4	D4	D4	D4	D4
Vss	V_{SS}	VSS	Vss	v_{SS}	V _{SS}	VSS	d 14(12) (13)15	D3	D3	D3	D3	D3	D3	D3

With these issues in mind, Figure 9 shows EPROM evolution from 2K to 4K to 8K bytes. Figure 10 shows ROM evolution from 2K to 4K to 8K to 32K bytes. Figure 11 shows static RAM evolution from 1K to 2K to 4K bytes. Figure 12 shows the BYTEWYDE memory presently offered by Mostek.

Presently available 2K x 8 pseudostatic RAMs also fit the compatibility scheme mentioned with the exception of requiring an additional control function to determine refresh time. Pin 1 is presently being used by pseudostatic RAMs as the refresh control. This conflicts with some 8K x 8 EPROM proposals that use Pin 1 for Vpp. When Vpp is multiplexed with \overline{OE} , as in the case of the 2732, the problem is alleviated.

A new device on the horizon is called the E²PROM (Electrically Eraseable Programmable Read Only Memory). This part, when it is introduced, should produce some exciting and yet perplexing possibilities. As the name suggests, ultra-violet erasure is replaced by electrical erasure. The benefit of such a device would be

in system programming and erasure. This intriguing idea could hold some hidden problems for BYTEWYDE memory standarization in that additional control functions and an in circuit high voltage pin would be required. It would be ideal if technology can solve this problem by the introduction time of these new devices so they could more closely emulate RAMs. Even if the pinout problem of E²PROM is solved, the interface to a microprocessor is likely to remain difficult because of slow write cycle and block erasure.

INTERFACE TO MICROPROCESSORS

The BYTEWYDE memories discussed can be interfaced easily to microprocessors. This fact will be reduced to practice demonstrated by a microprocessor/memory interface using eight socket memory matrix example.


Memory design goals:

- (1) RAM, ROM, EPROM interchange
 - A. Program storage during software debug using RAM

- B. Program storage during prototype production using EPROM
- C. Program storage during production using ROM
- (2) Ratio of RAM/ROM flexible to allow for changing system requirements
- (3) Minimized package count (density and testing consideration)
- (4) Memory expansion capability for after market system enhancements
- (5) Minimum granularity for memory expansion in small increments
- (6) Memory design to stay cost effective for product life 4-6 years
- (7) System throughput not be limited by memory performance
- (8) Multiple sources for RAM, ROM, EPROM
- (9) Initial estimate of memory requirements 4K RAM 4K EPROM (non-volatile program storage)

JUMPER ARRANGEMENT FOR RAM/ROM INTERCHANGE

Figure 13 JUMPER LAYOUT



The first step is to design a memory matrix to accomodate RAM, ROM, and EPROM. Since pinout compatibility exists, eight identical 28 pin sockets will be used. The only special consideration which must be made is a jumper for pins 21 and 23, to allow for RAM/ROM compatibility (see Figure 13). The jumper connection on pin 21 will give the option of connecting pin 21 and A10, ground, or V_{CC}. Pin 21 connections will be jumped to the appropriate signal to defeat the latch function on the 1K RAM, or to allow use of partial 2K devices. The functional half of a partial memory is selected by connecting pin 21 to either V_{CC} or ground. Pin 23 connection will be jumpered to the write enable signal (WE) for 1K and 2K RAMs, to A11 for ROMs, EPROMs or RAMs larger than 2K, or +5 for 2K EPROMs. All other control, address, and data lines are bussed together with the exception of the chip enable lines (CE). These connections must be individually routed to the decoder circuitry.

To define the address space of a particular socket site, a 256 x 4 PROM will be used for the $\overline{\text{CE}}$ decode of four sockets. The PROM decoder provides the flexibility of selecting from 1K to 32K bytes of memory at each socket location and can be also used to implement byte addressability for 16 bit microprocessors.

The microprocessor can now be connected directly to the memory matrix (see Figure 14). In this example, a 3880/Z80 microprocessor is used; however, many other microprocessors can be substituted. Figure 15 shows a p.c. layout which meets all the previously stated design goals.

COMPARING BYTEWYDE MEMORY WITH OTHER ALTERNATIVES


Implementing microprocessor memory designs with a coherent packaging strategy enhances density and has other advantages. Most microprocessor based systems require a portion of their memory to be non-volatile, namely ROM or EPROM. Therefore, a large portion of the packaging strategy involves the right combination of RAM, ROM and/or EPROM.

The exact mixture of ROM/EPROM and RAM is rarely known at design time and frequently changes during the course of the product life. As a result, commonly used approachs to building microprocessor memories are restrictive in that ROM/PROM and RAM do not share the same package.

A substantial amount of printed circuit board space is conserved when a single matrix of 28 pin sockets is used, as opposed to the two matrices of ROM/PROM and RAM each having their own space requirements for expansion. BYTEWYDE pin compatible memory devices of RAM, ROM and EPROM make possible high density memory, yet allow for flexibility and future expansion by using a single matrix of 28 pin sockets.

With single matrix fewer constraints are placed on the memory configuration, since RAM and ROM/PROM are mixed at will. Expansion can be accomplished by using the next generation components which will be pin compatible with presently available BYTEWYDE memory.

A comparative analysis of current technology alternatives for implementing 4K x 8 RAM plus 8K x 8 EPROM memory has been performed (see Figure 16, Matrix A, B and C and Comparative Analysis Table, Figure 17). The printed circuit board density has been determined, using two sided printed circuit board with .05 inch layout rules. The advantages and disadvantages of each approach are summarized in a table.




CONCLUSION

RAM, ROM, EPROM interchange, consistent control functions, a coherent packaging philosophy, future density upgradeability without redesign, and memory expansion by addition of a single device make BYTEWYDE memory a natural selection for new microprocessor memory design. The standardization of BYTEWYDE memory can eliminate many problems imposed by ever changing software and heretofore rigid memory configurations. BYTEWYDE is a concept for the future which makes sense today. Alternative approaches have shortcomings which cause them to be less cost effective. Dynamic RAMs with x1 organizations

are meaningful for large memory but inappropriate as a building block for smaller microprocessor memory. Static RAM like the 2114 1K x 4 require higher package count, offer no upgrade potential, and lack compatibility with ROM/EPROM. The printed circuit board density achieveable using BYTEWYDE memory is equivalent to the alternative approaches today and will be superior in the future without redesign. Memory cost is minimized by the increased engineering return on investment and economics to scale associated with prolonged usage of the same design.


PHOTOGRAPH


Figure 15A




PRINTED BOARD LAYOUT (SOLDER SIDE)

Figure 15B









DESIGN MEMORY BOARDS FOR RAM/ROM/EPROM INTERCHANGE

Application Note

Microcomputer-system designers can realize great benefits if their equipment has the flexibility of using mixtures of RAM, ROM and EPROM. For one thing, this capability allows them to take advantage of price differentials between memory-IC types; for another, it allows them to efficiently exploit these chips' different volatility characteristics.

This section details a method to achieve the desired flexibility: The technique it presents permits a single pc-board design to use multiple types of memory ICs. Furthermore, the method will work not only with today's devices, but with tomorrow's parts as well. Thus, you can use it to build systems that can readily be improved as technology advances.

AIM FOR SOCKET COMPATIBILITY


At any time, the density of available single-chip ROM is as much as four times that of EPROM, while EPROM is as much as twice as dense as RAM. Because this approximate density relationship is expected to continue, a particular μ -C system design, if it is to have a long product life, must accomodate blocks of memory in as much as a 16:1 ratio. This requirement in turn

dictates the need for a flexible address-space decoder: To accept devices that have an address space ranging from 1K to 8K, for example, a memory-IC socket must have a decoding mechanism that can accommodate such address-space differences.


A technique of programmable address-space management can meet this requirement. For memories of equal address space (same capacity), a simple 1-of-8 decoder such as the 74S138 works well (Figure 1). If you can limit memory usage to two different capacities, a 1-of-8 decoder, a quad AND gate and jumper wires (or a DIP switch) suffice (Figure 2). However, to support a wide range of memory capacities, a programmable bipolar ROM used as an address-space decoder provides the most flexible solution (Figure 3).

The most popular wide-word memory package today is the 24-pin DIP: It's used for the 4118 (1K x 8) RAM, the 2716 (2K x 8) EPROM, the 36000 (8K x 8) ROM, etc. But, although this 24-pin package serves today's devices, it can't support future higher capacity memory chips. The logical extension? A longer 28-pin package with the same center-to-center spacing and width. By using such a package and then carefully selecting their pinout

Figure 1



Address decoding for memories of identical capacity requires only a simple 1-of-8 decoder. A fixed 1K - word socket address space is shown.



A satisfactory address-decoding solution for memories with two different capacities employs a decoder, an AND gate and appropriate jumpers or switches. This technique handles 1K-or 2K-word devices equally well.

configurations, IC makers can obtain a high degree of compatibility between 24- and 28-pin memories—whether RAM, ROM or EPROM.

Fortunately for designers, such a trend is now very much in evidence. One example of such a 28-pin memory is Mostek's 4816 (2K x 8) RAM, soon to be joined by the 37000 (8K x 8) ROM and the 2764 (8K x 8) EPROM.

Note, however, that although the pinouts of various types of wide-word memories are similar, they are not exactly identical: Certain functions do not exist for all members of a manufacturer's family (WRITE ENABLE exists for the 4118 RAM, for example, but not for the 2716 EPROM). Additionally, multiple power supplies greatly complicate pinouts, so device compatibility is limited to parts that operate from +5V only.

Figure 4 takes all of these factors into account. It shows


a layout of a 28-pin socket that maximizes the degree of device interchangeability among present and contemplated parts. Memory ICs with 24 pins plug into pins 3 through 26.

To put this pc-board design into perspective, consider Figure 5, which shows a 3880 μ P interfaced to eight 28-pin memory sockets. By placing the proper pattern in the system's address-space PROM and selecting the appropriate jumpers, you can fill the memory sockets with any combination of today's (or tomorrow's) compatible RAM, ROM and EPROM devices.


INTERCHANGEABILITY PRODUCES MULTIPLE BENEFITS

The cost of any IC reflects its manufacturability and the volume in which it's produced.

Taking the latter factor first, increasing the volume of a




Programmable socket address space results from programming the PROM with a pattern corresponding to the desired socket address space. In this example, whenever an address between 0 and 8K is presented to IC₁, its O₀ output is LOW, and all others are HIGH.



Key to the interchangeability concept is the use of a 28-pin socket to handle both 24- and 28-pin memory devices.

Figure 5



This µP-based system accomodates a wide variety of RAM, ROM and EPROM combinations through variations in the address-space PROM pattern and the jumper connections.

part substantially reduces its manufacturing cost. Thus, standard devices with widespread usage generally offer long-term price advantages. And because socket compatibility enhances a memory device's chances of achieving high-volume sales, it should provide users with substantial cost savings, while also increasing the likelihood of viable second sources.

Manufacturability of an IC relates to its die size and the number of steps in its manufacturing process. For a given defect density, the yield of good parts is geometrically proportional to size; ie, the smaller the chip, the greater its yield and the lower its cost. And of course, the fewer mask steps used to make the device, the lower the chip cost.


The accompanying table provides an understanding of the relative magnitudes of these factors.

	ROM (36000)	RAM (4118)	EPROM (2716)
Cell Size (mil²) Number of Masks	0.25 8	2.02	0.65 13
Capacity (bits)	8K x 8	1K x 8	2K x 8

ONE BOARD DOES IT ALL

The viability and benefits of pin-compatible memory components are demonstrated by Mostek's Model MDX-UMC, a pc board that can handle 4118 (1K x 8) or 4802 (2K x 8) static RAMs, 2758 (1K x 8) or 2716 (2K x 8) EPROMs and the 34000 (2K x 8) ROM. This capability permits a total of 16 different memory configurations using 4K boundary addressing. Thus, MDX-UMC-based memories could include 4K x 8, 8K x 8 or 16K x 8 static-RAM boards; 4K x 8 or 8K x 8 ROM boards; or 8K x 8 EPROM boards.

MDX-UMC BOARD





RESOLVING MICROPROCESSOR MEMORY BUS CONTENTION

Application Note


INTRODUCTION

A microprocessor system will be plagued by reliability problems if attention is not given to timing parameters. One type of timing related problem often overlooked is memory bus contention. The symptoms range from catastrophic damage to soft errors which do not lend themselves to straight forward troubleshooting techniques. When bus contention occurs, large current transients are generated. The transients are 8 or 16 times the short circuit of single output due to the number of lines of the bus. This can disturb adjacent circuits or cause power supply fluctuations sufficient to destroy memory data integrity. The cause effect relationship of soft errors can be insidious and remain undetected until designs are into production.

RESOLVING MICROPROCESSOR MEMORY BUS CONTENTION

A good approach to microprocessor memory design is to provide two control functions so that memory system performance will not be compromised for lack of output buffer control. Memory busses are commonly constructed with three levels of complexity. In the simplest case the bus had unidirectional data flow. A more

OUTPUT BUFFER CONFIGURATIONS (SHARED DATA BUS)



complex bidirectional data bus allows data to flow into and out of the memory on the same lines but at different times thus conserving package pins, printed circuit board track, and connectors. To further conserve lines, addresses are sometimes multiplexed with a bidirectional data bus. In any of these cases the system designer must be able to guarantee that for any point in time the bus be defined for data in, data out, or address. In this way bus contention is eliminated.


Bus contention occurs when two or more output buffers on the same line are enabled. In Figure 1 ROM A and ROMB are said to be in bus contention because "A" is sourcing current (1) and "B" is sinking current (0) at the

same point in time. For proper system operation ROM A must go to a high impedance state prior to ROM B output turning on. This break before make characteristic is essential for all multi output bus schemes. Short periods of bus contention normally cause no catastrophic damage but do generate large amounts of system noise. This noise can cause an obscure system malfunction which does not lend to straight forward troubleshooting procedures. For reliable system operation bus contention must be avoided. The timing diagram (Figure 2) shows ROM A and ROM B implemented with output buffers controlled solely by CE (chip enable). In this case the output buffer enable time must be longer than the disable time to insure a contention free bus. The second data bus wave form shows the contention problem when CE enable "B" time is less than CE disable "A" time.

If a fast \overline{OE} (output enable) control is provided in addition to the \overline{CE} control no constraints are placed on \overline{CE} for bus contention. In this way \overline{CE} is reserved for device selection and \overline{OE} for buffer control. When a device is given a \overline{CE} , it is singled out in a matrix as the device to go into cycle. The selected device then powers up for the cycle. After the device is selected, at a time when bus contention is not a problem, \overline{OE} can be used to gate data on and off the bus. This freedom to control the bus with the \overline{OE} allows the next cycle to be initiated with \overline{CE} prior to the bus being released from the previous cycle thus enhancing performance or widening operating margin.

A bidirectional data bus configuration generates the possibility of another form of bus contention when a write cycle is followed by a read. Typically the data in for a write must be held valid until the completion of the write cycle. During this write time data is flowing into the memory and is being driven by the output of the microprocessor. A read cycle immediately following will force the data bus to switch from data in to data out. If the read device output is solely controlled by CE the potential exists for the buffer to turn on before the data in (write data) from the microprocessor goes high impedance. The addition of an OE control function would allow the selection and initialization of the read to occur without delay by using OE to gate the read data on the bus after the write data is clear. Figure 3 shows what happens with and without the additional OE control.

An even more restrictive condition exists when the data




bus is bidirectional and address is multiplexed as in the 8085 or 8086 microprocessor. In this case the read cycle first has address on the bus followed by data. With a sole $\overline{\text{CE}}$ control a fast memory could cause bus contention by sourcing or sinking output current before the bus achieved a high impedance condition from the address state. This contention problem can be resolved without performance degradation by the addition of an $\overline{\text{OE}}$ as seen in Figure 4.

Address/data bus contention can be further illustrated in an example involving a popular microprocessor and memory configuration as in Figure 5. An 8085 microprocessor with time multiplexed address/data is shown using a PROM for memory device selection and a latch device for separating the lower 8 addresses from the data bus. The memory is comprised of a matrix of 2114-31K x 4 bit static RAMs which access in 300ns.

The PROM decoder is inhibited by the \overline{M}/IO and ALE signals until address decode is established and will generate a clean chip enable signal (\overline{CS}) for the selected memory device within 30ns from the trailing edge of ALE. The address will arrive at the 2114 memory delayed 15ns due to the propagation delay of the latch. (See timing diagram Figure 6) once \overline{CS} arrives at the appropriate memory device, \overline{CS} to data active time begins to occur and the output can become active in as little as 20ns. As a result, 50ns (30 + 20) after the trailing edge of ALE the output buffers will go active (low impedance) onto the address/data bus. However, the address hold time from the 8085 is 100ns minimum from ALE which puts the bus in contention for some 50ns.

This contention problem can be resolved with some added logic for delaying the $\overline{\text{CS}}$ signal. However, for




some applications this could degrade access which would require the selection of a higher performance device. The circuit board would also suffer the loss of potentially valuable real estate to the extra logic devices.

A better solution is to use a memory device which has an output enable function (\overline{OE}) . Figure 7 shows the 8085 memory interface with the MK4118 substituted for the 2114's. The chip enable (\overline{CE}) and address signals are handled exactly as before. The difference is that read (\overline{RD}) signal is connected directly to memory for

control of the output buffers. The timing diagram (Figure 8) illustrates how the \overline{OE} control function holds the memory output inactive for 130ns minimum until being activated by the microprocessor. The \overline{OE} access time is fast enough so that no loss is suffered in performance.

In short, the addition of the $\overline{\text{OE}}$ control function on memories provides the designer with a powerful tool to resolve bus contention problems. Memories without two control function often result in more restrictive performance or external bus control elements.

Figure 6



The memory's data out buffers can become active 20ns after \overline{CS} is low, the address can still be on the bus for 50ns after the memory output buffers are active.





Figure 8



No bus contention exist because the output buffers are held inactive by $\overline{\text{RD}}$ ($\overline{\text{OE}}$) control until well after the address has cleared the bus.



N-CHANNEL MOS — ITS IMPACT ON TECHNOLOGY

Technology

INTRODUCTION


The development of the solid state memory has proven to be one of the most important elements in the evolution of the computer. The fact that semiconductor memories can be manufactured at low cost and in high volume has made the cost of computing less expensive at all levels. Low cost memory has reduced the cost of mainframes and mini-computers and low cost memory devices have been the keystone in the development of inicrocomputers.

Although bipolar devices play an important role, most of the current development in semiconductor memories is concentrated on N-channel Metal Oxide Semiconductors (N-MOS). The flexibility of N-MOS has made possible several types of memory devices each with its own nitch of applications. The three basic types of N-MOS memory are dynamic RAMs, static RAMs, and ROMs.

DYNAMIC RAMS

Dynamic Random Access Memories are considered the real workhorses of the memory industry. Because of their high density, low power consumption, and low cost, Dynamic RAMs have become the first choice for mainframe memory and for memory intensive minicomputers and microcomputers. Dynamic RAMs began to replace core and memory with the introduction of the 1Kx1 1103, however, the general acceptance of Dynamic RAMs really came about with the introduction of the 4Kx1 devices in 1973. Most of the early 4K Dynamic RAMs were 22 pin devices but 18 pin devices were also available. Then in 1974 MOSTEK introduced the 16 pin 4K Dynamic RAM with multiplexed addresses. The 16 pin device gained a great deal of acceptance and has become the industry standard because the board packing density with 16 pin devices was about twice that of the 22 pin devices. Another factor that accelerated the acceptance of the multiplexed Dynamic RAMs was that the 16 pin multiplexed configuration could be easily modified to accommodate a 16Kx1 Dynamic RAM. Presently MOSTEK and others offer a 4Kx1 (MK 4027) and a 16Kx1 (MK4116) that are functionally identical making it possible for a memory system designer to design a board that can accommodate either part. This allows an easy upgrade of 4K based systems to 16K based systems with no extra investment in design.

PIN CONNECTIONS MK4027 & MK4116 Figure 1



CS CHIP SELECT (MK4027 ONLY)
AQ-A6 ADDRESS INPUTS
CAS COLUMN ADDRESS STROBE
DIN DATA IN
DOUT DATA OUT
RAS ROW ADDRESS STROBE

VBB VCC VDD VSS

WRITE


READ/WRITE INPUT POWER (-5V) POWER (+5V) POWER (+12V) GROUND

DEVICE DESCRIPTION

Before delving into some of the system aspects and applications of 4K and 16K multiplexed Dynamic RAMs, it is necessary to discuss the fundamental operation of the device. The MOSTEK MK4027 and MK4116 will serve as the models for the discussion. (Refer to the pin configuration in Fig. 1). As stated earlier, the basic operation of the MK4116 is very similar to that of the MK4027. The data storage within the memory is a matrix format with an equal number of rows and columns. The row address is applied to the address inputs and are strobed (latched) into the chip when RAS (Row Address Strobe) is applied. The Column Addresses are then applied and CAS (Column Address Strobe) is asserted causing them to also be latched. For the MK4027 there are 6 address lines to address, 64 rows and 64 columns giving $64 \times 64 = 4096$ bits. An additional pin (CS) is used for chip selection. For the MK4116 the \overline{CS} input is replaced by a seventh address input giving 128 rows and 128 columns for 128 x 128 = 16384 bits. The Chip Select input that is present with the MK4027 is replaced with the additional address input required for the 16K RAM. With the MK4027 the output is controlled by the negative going transition of CAS. (See Figures 2 & 3). Once the output is set it cannot change until the part receives the next CAS. Without a Chip Select signal, the only


READ CYCLE TIMING FOR MK4116 & MK4027

Figure 2



WRITE CYCLE TIMING FOR MK4116 & MK4027

Figure 3



DEVICE DESCRIPTIONS (Cont'd)

possible method of chip selection on the 16K RAM would be decoding the Row Address Strobe. The Column Address Strobe (CAS) must activate every memory cycle to turn off the latched outputs of unselected RAMs. In giving up the Chip Select a very important system feature also disappears - the option

(or function) of two dimensional decode within a memory matrix. Therefore, instead of the conventional latch output that is incorporated in the existing 4K RAMs, the MK4116 requires a slightly modified output stage to allow more system flexibility. The Data Out of the MK4116 becomes valid within the specified access time and will remain valid until the Column Address Strobe (CAS) is taken to the inactive

DEVICE DESCRIPTIONS (Cont'd)

state. However, in early write cycles (WRITE active low before CAS goes low) the data output will remain in the high impedence (open circuit) state throughout the entire cycle. The purpose of the new approach of controlling the data output is to allow the 16K RAM to be the "universal memory" for all types of system requirements. The flexibility of this circuit will become apparent as we explore a wide spectrum of data processing applications.

THE DYNAMIC RAM IN MICROPROCESSOR SYSTEMS

The amount of read/write memory associated with microprocessor based system is ever increasing. Microcomputer applications range from computerized games to commercial transaction processing machines. Random Access Memory associated with these applications should be flexible in operation, tolerant of power supply noise, reliable, simple to interface, and offer the highest possible system bit density. The Dynamic RAMs definitely have a home with these types of products.


A block diagram for a typical 16 pin Dynamic RAM memory system is illustrated in Figure 4. The

common elements of this system - which include interface logic, timing generator, decode logic, multiplex circuitry, refresh logic, and buffers - can be implemented using approximately 12-20 standard TTL devices. A full 64K by 8 bit system, which is the maximum amount of addressable memory for most common microprocessors, can be constructed on a single (Double-sided) Printed Circuit Board in an area less than 50 square inches.

The functions of most microprocessor based memory systems are reasonably simple and straight forward when compared to some mini-computers and large mainframes. Microprocessor memory modules are usually synchronous and initiate processor requested read or write cycles upon command. Refresh of Dynamic RAMs in a microprocessor based system is easily handled during the portion of an instruction cycle that does not require a memory access.

Since most microprocessor systems do not require specialized memory operations such as read-modify-write cycles, timing considerations for the Dynamic RAMs can be kept very simple. Therefore, interface convenience and device tolerance are more important than device operating modes. By not having an output latch on the 16K RAM, a very important microprocessor interface concept - the common I/O data

BLOCK DIAGRAM Figure 4



THE DYNAMIC RAM IN MICROPROCESSOR SYSTEMS (Cont'd)

bus - can be realized. For interface convenience, the data input pin of the 16K RAM can be directly connected to the data output pin on the PC board. If common I/O operation is desired for the 16K RAM, then all write operations should be executed in the early write mode (WRITE active low before CAS goes low).

Two typical examples of the logic required for a microprocessor interface can be seen in Figure 5 and Figure 6. Figure 5 shows a minimum RAM system for the Z80 microprocessor. The RAM system consists of either 8 MK4027's giving 4K bytes of RAM or 8 MK4116's giving 16K bytes of RAM. This is the type of interface that would be found in small microprocessor systems where the RAM is located on the same board as the microprocessor. Figure 6 shows a larger memory organization where the memory is on a separate board.


In both examples it can be seen that Dynamic RAMs interface very easily to microprocessor busses mainly

because of the synchronous nature of microprocessor systems. This makes it easy to accommodate the multiplex and refresh timing of the RAMs.


MINICOMPUTER/MAINFRAME APPLICATIONS

A logical progression beyond the simple microprocessor systems are the minicomputer applications and then mainframe computers. Here, concepts like multiway interleaved memory, Direct Memory Access (DMA), multiport memory and asynchronous bus techniques become a very important part of the system. Usually in these larger, more diverse data processing applications memory content integrity and reliability become absolutely necessary. Many times special error detection/correction schemes are employed to ensure maximum system reliability. In an error corrected system extra bits of memory are added to each memory word. When the word is written into the memory a hamming type code is generated and stored in the extra bits. When the data is read from the memory the extra bits are used to check the validity of the data. The check code is such that if a single bit of the read word is incorrect it

SMALL MEMORY Z80 INTERFACE Figure 5



LARGE MEMORY Z80 INTERFACE Figure 6



MINICOMPUTER/MAINFRAME APPLICATIONS (Cont'd)

can be corrected and if two memory bits are incorrect it is detected and flagged as an uncorrectable error. Thus, the error correction allows for a complete memory chip failure while maintaining data integrity. In these types of applications, the 4K and 16K multiplexed Dynamic RAMs begin to have a very significant impact over any previous memory product. In systems like these, read-modify-write cycles and new concepts like "page mode" operation and "read-while-write" memory begin to impact system design.

The "read-while-write" memory operation of the 16K RAM simply implies that both a read operation and write operation can occur at the same memory address almost simultaneously. This is done by strobing both the row and column address into the device and then waiting a sufficient amount of time after the Column Address Strobe is activated before the WRITE command is given. The MK4116 and MK4027 has been designed and characterized such that a read operation can begin at a particular address and, even before data is accessed from the memory, a write operation can begin at the same address and within the same memory cycle. The result of this op-

MINICOMPUTER/MAINFRAME APPLICATIONS (Cont'd)

eration is that data stored at a particular cell location will appear at the output of the device within the specified access time and data at the input pin will be written into the same selected cell location. The read-while-write operation is different from a read-modify cycle in that read-modify-write cycle implies that data is read from the selected cell, then modified, and finally the modified data is written into the selected location.


The read-modify-write cycle is usually used in conjunction with error detection/correction schemes while the read-while-write operation is used for high speed shift register of buffer applications.

The major design difference between microprocessor and minicomputer memory systems is that on the minicomputer system the memory transfers are very likely to be asynchronous. The main benefit of an asynchronous memory cycle is that it allows the system to operate as fast or as slow as necessary. Thus, when a system is pushed to its performance limits, it is fairly easy to increase the system throughput by upgrading the memory system. This can be accomplished in several ways but the most common approaches are by adding a cache memory (very fast content addressable memory) or by using faster memory devices as main storage. Making the memory system faster makes the asynchronous bus run faster and thus the system performance is improved. There is, however, one major problem with asynchronous busses when Dynamic RAMs are used. Since the asynchronous bus can request a memory cycle at any time there is no convenient time to do refresh. This requires that some contention logic be placed in the memory system to arbitrate between normal memory cycles and refresh cycles. The design of this contention logic is nontrivial to say the least, but it is not an unsolvable problem. Figure 7 shows the control logic for a memory card for use with an LSI-11* microcomputer. The arbitration logic (upper left corner) is designed such that distributed refresh cycles take priority over bus initiated cycles. If a distributed refresh request comes at about the same time as normal cycle request the output of the gate (the 74565) might glitch causing the input to the delay line to glitch. A glitch into the delay line would cause a series of timing glitches on the major control signals (RAS and CAS) to the memory chip. To prevent the glitches on the output of the 74S65 a pulse stretching RC is added. This insures that the low going pulse from the AOI gate is long enough to properly set the latch made of the 74S132 and 74S00 gates which, in turn insures a proper timing waveform into the delay line. Note also that a delay is required between requesting a refresh cycle and starting refresh cycle (delay circuit is bottom center of Figure 7). This delay allows the output of the latch to stabilize so that if a bus requested cycle is started it can complete before the refresh cycle starts. The convenient thing about the asynchronous bus in this scheme is that if the refresh cycle starts before the bus requested cycle the asynchronous handshake signal (BRPLY-L) can be delayed until the normal cycle is complete.

COST CONSIDERATIONS

Currently Dynamic RAMs offer about a 2 to 1 cost advantage over Static RAMs on a per bit basis. This

MEMORY TIMING AND CONTROL LOGIC Figure 7



COST CONSIDERATIONS (Cont'd)

does not mean, however, that Dynamic RAMs are the most cost effective solution for all applications. Factors such as interface complexity, board density, data retention (battery back-up), power supplies, and testing cost have a great deal of influence on the overall memory system cost. The additional cost for a Dynamic RAM interface over a static RAM interface is about \$15. This added cost includes the refresh control and multiplexing logic; and the insertion and testing costs of the added logic. Additional power supply cost can be as small as \$1 if +12 volt and -5 volt supplies are required in the system for other than the memory. It can be as much as \$20 if these supplies must be added just to support the memory. If we assume a \$3.00 component cost for a 4Kx1 Dynamic RAM, a \$15.00 component cost for a 16Kx1 Dynamic RAM and a \$6.00 component cost for a 4K Static RAM, it should be evident that in systems requiring 4K bytes or less of memory the Static RAM is the best choice. For systems requiring 16K bytes or more of memory Dynamic RAMs are the most cost effective mainly because it only takes 8 MK4116's to get 16K bytes vs. 32 4K statics. The resulting savings in board area and insertion costs outweigh the possible extra cost of the power supply and control logic.

A summary of estimated system cost for various memory sizes is given in Fig. 8. For this comparison it is assumed that insertion costs are negligible (they are not in reality) and that the +12V and -5V supplies must be added for the Dynamic RAM system with a cost of \$20 + \$1/watt. For the Static RAM it is assumed only that the +5 volt supply must be increased to support the memory at a cost of \$1/watt. Two types of static RAMs are shown one being a fully static 4Kx1 RAM that requires 500mW/device and the other is an Edge Activated in 4Kx1 RAM that has a frequency dependent power dissipation.

FUTURE TRENDS IN N-MOS DYNAMIC RAMS

1978 will see the 16K RAM become the mainstay of the industry and attention will turn to the 64K bit Dynamic RAM. Some samples of the 64K RAM will be available by the end of the year but volume production will not be achieved until the middle or end of 1979. The 64K Dynamic RAM should operate on a single supply voltage with +5 volts being the most desireable. This single supply operation will make the 64K dynamic part very easy to design into a system. Not only is power sequencing not required but power distribution and decoupling is simplified. Another benefit is that since the substrate voltage is generated on the chip there is no damage of accidently shorting the substrate to a positive supply voltage which can destroy the part.

Other strong possibilities for 1978 are Dynamic RAMs in an 8 bit configuration for use in microprocessor systems. These parts will allow for simple interface to microprocessors and present a strong challenge to Static RAMs in low end systems.

Packaging technology for Dynamic RAMs will allow higher densities than is presently possible with the standard DIP. Dynamic RAMs consume so little power that the current 16 pin package is not required for proper heat dissipation.

STATIC RAMS

Static RAM technology has advanced almost as rapidly as Dynamic RAM technology and even though Static RAMs do not match the densities of Dynamic RAMs they are cost effective in many applications. The ease of use of Static RAMs makes them popular devices for small memory systems and the semiconductor industry offers many different types of de-

TYPICAL MEMORY SYSTEM COSTS (EXCLUDING PCB)
Figure 8

COMPONENT	MK4116		MK4027				TMS	64044		MK4104				
COMPONENT COST EACH (\$)	15.00			3.00				6.00				6.00		
MEMORY SIZE (K BYTES)	16K	4K	8K	12K	16K	4K	8K	12K	16K	4K	8К	12K	16K	
MEMORY COMPONENT COST (\$)	128.00	24.00	48.00	72.00	96.00	48.00	96.00	144.00	192.00	48.00	96.00	144.00	192.00	
INSERTION COST (\$)	8.00	8.00	16.00	24.00	32.00	8.00	16.00	24.00	32.00	8.00	16.00	24.00	32.00	
ADDED POWER SUPPLY COSTS (\$)	22.75	22.76	24.00	25.25	26.48	.79	1.08	1.39	1.69	6.00	12.00	18.00	24.00	
INTERFACE COST (\$)	20.00	20.00	20.00	20.00	20.00	3.00	3.00	3.00	3.00	3.00	3.00	3.00	3.00	
TOTAL (\$)	178.75	74.76	108.00	1412.00	174.78	59.79	116.09	172.39	228.69	65.00	127.00	189.00	251.00	

STATIC RAMS (Cont'd)

vices to match the diversity of applications. Most of the current user attention is presently focused on the 4K bit Static RAMs that have become available within the last year. The two most popular configurations for the 4K Statics are the 4Kx1 part with the "Burroughs" pinout and the 1Kx4 part with the "Intel" 2114 pinout. The unfortunate thing about most of the new Static MOS RAMs is that besides density they offer very little new in the way of technology. The exceptions to this are the MOSTEK MK4104 and the Intel 2147.

The MK4104 from MOSTEK uses dynamic circuitry in all but the storage matrix. The majority of the power in fully static parts is consumed by the buffers and decode circuitry. By replacing this power consuming static circuitry with very low power dynamic circuitry, MOSTEK achieves a part with the benefits of both Static and Dynamic RAMs, i.e. a Static RAM with low power. The importance of low power in a memory device cannot be overstated. Analysis of a large memory system shows that the memory device remains in a guiescent state most of the time. Therefore, the steady state power of the memory devices determines the power consumed by the memory system. Take, for example, two 16K byte memory systems for a Z80 microprocessor organized as 4 rows of 8 chips (Figure 10) one of which consists of fully Static RAMs with 500mW dissipation for each device and one system employing Edge Activated TM memory system Static RAMs such as the MK4104. The memory system cycle time is 1.2 us worst case and then the average cycle time for single row of chips is 4×1.2 ns or 4.8μ s. At this cycle rate the system employing MK4104's consumes about 35.2 mw/chip or 1.125 watts for the memory while the fully Static RAM systems draws 500mW/chip or 16 Watts. This factor of 14 in power saving for the Edge Activated TM memory system translates to lower power supply costs, lower cooling costs, and higher reliability. Because the MK4104's only consume an average of 35.2mW the junction temperature inside the package will only be about 2.5°C above the temperature outside the package. The junction temperature of the fully Static RAM will be about 35°C above ambient or over 32°C hotter than the MK4104 in the same environment. MIL-STD-883 predicts that this 32°C difference in junction temperature would make the MK4104 system 14 times as reliable as the fully static memory system.

The 2147 is intended to be a major competitor to the bipolar RAMs that have dominated the sub 100ns memory market. Intel achieves this impressive performance with a process they call H-MOS. This in reality is little more than a slightly scaled process with arsenic diffusion of source and drain.


Because of its high speed and matching price the 2147 has little application in microprocessor systems

and only limited uses in minicomputers. In minicomputers the 2147 finds its best use in cache and writeable control store applications. Cache memory is a fairly small, high speed content addressable memory that is used to increase the apparent memory performance. When the computer presents an address to the memory system the cache memory is checked to see if the requested data is resident. If it is, the data can be accessed rapidly. If not, a normal memory cycle is initiated and the data is read into the CPU and into cache so that it will be available if required again. The power of cache memory can be seen from a simple example. DEC uses a 2K byte cache on the PDP-11/70 that is backed up by 2M bytes of main memory. 95% of all memory accesses find the required data in the cache ('hit'). If the cache access time is 290ns and the main memory access time is 500ns, the memory system performs as if it were 2M bytes of 310ns memory. Thus, the 2K bytes of cache improves the memory system performance by an impressive 38%. Even if the system uses the memory at only 50% of its capabilities this improves the system throughput by 19%.

Writeable control store allows a computer to have a variable instruction set. The control store of a computer directs the computer in the execution of the instructions. By having a writeable control store it is possible to change the execution of instructions to the point of introducing an entirely different instruction set. Writeable control store is a very powerful mechanism in that it allows the optimization of the instruction set to fit different program requirements and even allows one computer to emulate another. The only problem with the 2147 in cache and writeable control store applications is its 4Kx1 configuration. Because cache and writeable control store generally prefer a small number of wide words this would be better served by a wide word (x8) RAM.

For this reason MOSTEK has developed a 1Kx8 high speed static RAM called the MK4801. The MK4801 utilizes a static storage cell that is very similar to the MK4104 (reference cell dwg. in Fig. 9) with one exception. Rather than returning the load resistors to V_{CC} they are tied to the digit lines. The elimination of the V_{CC} line in the matrix allows the MK4801 to have a basic cell size of only 2.0mil² as compared to 2.7mil². This particular arrangement can be used because the duty cycle of the digit lines is very low meaning that they are almost always at V_{CC}. Keeping the digit lines at V_{CC} requires that the MK4801 operate somewhat differently from typical fully static parts. In the MK4801 an address transition detector is used on each address line. When any address changes, a set of clocks is triggered causing precharge of the output circuitry and other dynamic nodes. The row addresses are decoded in a no power tree decoder and a transition generated clock causes the addressed data to be latched into the output buffers. Once the data is latched the digit lines are again precharged to V_{CC}.

NEW STATIC CELL Figure 9



A new static RAM cell design that uses resistors as loads saves space and reduces power consumption. Each 5000 megohm resistor is an ion-implanted polysilicon device that draws less than 1 nanoampere of current

STATIC RAMS (Cont'd)

This marriage of static and dynamic circuit techniques allows the MK4801 to achieve very impressive performance characteristics. The access times are below 100ns with 60ns being typical. Even at 60ns, access time the MK4801 consumes less than 300mW° (<350mW typical). To the user the MK4801 appears fully static with equal access and cycle times, and fully asynchronous operation.

The MK4801 is packaged in a PROM/ROM compatible 24 pin package and has four control lines that allow easy implementation of a wide range of functions. A Chip Select (\overline{CS}) is included for ease of memory expansion. The \overline{CS} access time is less than 50% of access time so that \overline{CS} decoding does not degrade system performance. The Data I/O lines are bidirectional and the output enable (\overline{OE}) control can be used to prevent possible driver conflicts. The access time from \overline{OE} is also less than 50% of address access.

Naturally one of the control lines is a write Enable (\overline{WE}) . When \overline{WE} goes low the output is unconditionally open circuited so that new data can be placed on the data lines. When \overline{WE} goes high the new data is latched on chip and written into the addressed cell.

The fourth control line is on address and chip select latch control (LATCH). This is one of the most powerful controls on the MK4801. When the address is latched the MK4801 is forced into a quiescent state and the power dissipation drops by 40%. In systems that must conserve power LATCH can be decoded and the selected part unlatched and allowed to access.

Another configuration that can be achieved with the LATCH function is a memory system with a multiplexed address and data bus. While the address is valid all chips are unlatched and accept new address and CS information. Before the address lines are turned around to transmit data LATCH would go low preserving the address and CS information. Then when OE or WE is asserted the selected chip would either place data on the bus or accept new data.


The MK4801 should find wide application in cache, writeable control store and buffer memory applications. Because of the small cell size MOSTEK is able to produce an 8K bit static RAM that is only 27,900 mil² which is only slightly larger than the 2147 4K bit static RAM. This small die size will make the MK4801 a very cost effective part.

The list applications for Static RAMs is endless. The majority of systems using small amounts of RAM, 4K bytes or less, use Static RAMs and one rather large computer manufacturer (IBM) uses Static RAMs almost exclusively in their mainframe computers.

Because the power consumptions is such an important factor in memory systems the probability is large that most future generation of Static RAMs will incorporate some sort of power saving circuitry. Even 2147, which is aimed at the bipolar market has a power gating circuit that reduces power to about 150mW when the part is not being accessed. New Static RAMs that are aimed at microprocessor applications will almost certainly contain dynamic circuits and high speed (sub 100ns) MOS RAMs will have either power gating circuits or some other dynamic circuit mechanism to reduce power consumption.

The movement toward Edge Activated TM static memory devices would not occur if users found them more difficult to use. This, fortunately, is not the case and many engineers have discovered that their microprocessor system actually generates what amounts to a clock for their fully Static RAM system. If we look again at the Z80 Static RAM interface board (Figure 10), we find that the output of the chip select decoder is clocked by MREQ. This signal is properly conditioned so that the Edge Activated TM Static RAM directly replaces the fully Static RAM with no change in interface.

One of the most significant indicators that future microprocessor oriented static memory components will need to be Edge Activated TM is the growing trend toward microprocessors with multiplexed address and data busses. Any RAM that interfaces to this kind of microprocessor will need to have on-chip address latches to capture the addresses while they are on the bus or else extra support circuitry would be required. These multiplexed microprocessors supply a signal to cause address capture and if Edge Activated TM memories are used this signal can be



used almost directly to clock the memory and latch the addresses on the memory chip so that no external latches are required.

CONCLUSION

The developments in NMOS memory technology have been impressive by any standards. NMOS has proven itself repeatedly as the technology holds promise for continued improvement in terms of density, speed, and flexibility. This will undoubtedly lead to further improvements in microprocessor and minicomputer flexibility and processing power.



AN UPDATE ON MOS ROMS

Technical Brief

With today's faster, more powerful microcomputer chips emerging in abundance, and larger, more memory-intensive programs being written, semiconductor memory requirements for larger storage capacities, faster access times, and lower subsequent costs have become dominant system design factors. Basic semiconductor memory-chip technology involves variations of random-access memory (RAM) and read-only memory (ROM). RAM allows binary data to be written in, and to be read out. New and different programs and data can be loaded and stored in RAM as needed by the processor. Because information is stored electrically in RAM its contents are lost whenever power goes down or off. When fixed, or unchanging, programs and data are needed by the processor, they are loaded into some form of ROM. In ROM, information is physically (permanently) embedded; therefore, its contents are preserved whenever power is off or interrupted momentarily.

Semiconductor memory chips are normally manufactured using either bipolar or metal-oxide semiconductor (MOS) technologies. Bipolar and MOS memories implement bipolar transistor and MOS field-effect transistor (MOSFET) arrangements, respectively, to store addressable sequences of binary 1s and 0s. MOS memories are either static or dynamic. Static memory depends on a dc level for operation; it is easier to implement in many cases, but requires more power. Dynamic memory requires clock signals or level changes for operation; thus more external circuitry may be needed. However, chip size and thus cost is reduced as is power dissipation.

Typically, ROM has been the limiting component in computer system design, operation, and manufacturability. Problems like slow access time, high power dissipation, long prototype and production cycles, and lack of second sources have concerned computer system and equipment designers. This article summarizes the present MOS ROM state-of-the-art and describes the progress made by the semiconductor industry in manufacturing improved ROMs.

ROM TYPES AND PRINCIPLES

Major types of read-only memory (ROM) are: basic mask programmed ROM; electrically programmable, ultraviolet erasable (EPROM); electrically alterable (EAROM); electrically erasable (EEROM); and field

programmable (p/ROM). EPROM is electrically programmable, then erasable by ultraviolet (UV) light, and programmable again. Erasability is based on the floating silicon gate structure of an n- or p-channel MOSFET. This gate, situated within the silicon dioxide layer, effectively controls the flow of current between the source and drain of the storage device. During programming, a high positive voltage (negative if p-channel) is applied to the source and gate of a selected MOSFET, causing the injection of electrons into the floating silicon gate. After voltage removal, the silicon gate retains its negative charge because it is electrically isolated (within the silicon dioxide layer) with no ground or discharge path. This gate then creates either the presence or absence of a conductive layer in the channel between the source and the drain directly under the gate region. In the case of an n-channel circuit, programming with a high positive voltage depletes the channel region of the cell; thus a higher turn-on voltage is required than on an unprogrammed device. The presence or absence of this conductive layer determines whether the binary 1-bit or the 0-bit is stored. The stored bit is erased by illuminating the chip's surface with UV light. The UV light sets up a photocurrent in the silicon dioxide layer which causes the charge on the floating gate to discharge into the substrate. A transparent window over the chip allows the user to perform erasing, after the chip has been packaged and programmed, in the field. EAROMS use electrical pulses to clear all bits simultaneously.

The p/ROM has a memory matrix in which each storage cell contains a transistor or diode with a fusible link in series with one of the electrodes. After the programmer specifies which storage cell positions should have a 1-bit or a 0-bit, the p/ROM is placed in a programming tool which addresses the locations designated for a 1-bit. A high current is passed through the associated transistor or diode to destroy (open) the fusible link. A closed fusible link may represent a 0-bit, while an open link may represent a 1-bit (depending on the number of data inversions done in the circuit). A disadvantage of the fusible-link p/ROM is that its programming is permanent; that is, once the links are opened, the produced bit pattern cannot be changed.

Two other types of p/ROM that are not as prevalent in the industry, but deserve mention are EEROM and

EAROM. The first, EEROM or electrically erasable ROM, works similarly to the "floating gate" EPROM but can be erased (all bits) by electrically pulsing the device. The EAROM or electrically alterable ROM utilizes special processing techniques that allow bit locations to be reprogrammed at any time. However, unlike a RAM, the write cycle is very long preventing its use as a non-volatile RAM where both read and write cycles are to be used. Both EEROM and EAROM are used mostly in specialized applications where nonvolatility and electrical erasability are requirements.


In mask-programmed ROM, the memory bit pattern is produced during fabrication of the chip by the manufacturer using a masking operation. The memory matrix is defined by row (X) and column (Y) bit-selection lines that locate individual memory cell positions.

For example, in Fig 1 refer to column C_2 and row 127 as the storage cell location of interest. When the proper binary inputs on the address lines are decoded, the cell at R_{127} , C_2 will be selected. If the drain contact of this cell is connected to bit line L^2 , then L^2 will be pulled below threshold, turning off device C_2 ; note that devices C_0 , C_1 , and C_3 through C_{15} will also be off since they are not addressed. Therefore, device A pulls the OUT line to V_{CC} for a logic 1 output when cell R_{127} , C_2 is selected.

Alternatively, consider when cell R $_{127}\,$, C $_2$ is masked it does not have a drain contact to bit line L $_2$. Then when this cell is addressed, device C $_2$ is now connected to V $_{\rm CC}$ and will be turned on. Thus, the OUT line will be pulled to ground through device C $_2$ and will appear as a logic 0 output. To program a 1 or a 0 into a ROM storage cell, the drain contact will or will not be connected, respectively, to the particular bit line. Note that this type of programming is permanent. An alternative method of performing the same operation would be to eliminate the gate of the storage cell.

Typical ROM applications include code converters, look-up tables, character generators, and nonvolatile storage memories. In addition, ROMs are now playing an increasing role in microprocessor-based systems where a minimum parts configuration is the main design objective. The average amount of ROM in present microprocessor systems is in the 10K- to 20K-byte range, while some applications utilize as much as 30K or 40K bytes. Fig 2 shows a block diagram of a typical microprocessor system in which ROM is the predominant program storage element. In this particular application, the 16K ROM is used to store the control program that directs CPU operation. It may also store data that will eventually be output to some peripheral circuitry through the CPU and the peripheral input/output (P I/O) device.

PORTION OF ROM MATRIX AND OUTPUT CIRCUITRY OF MK 34000



If drain contact is made (1 state) when particular cell is accessed, storage transistor will cause OUT line on device A to pull high (to Vcc). If contact is not made to drain, device will pull OUT line low (0 state).


SYSTEM DEVELOPMENT CYCLE

In a microprocessor system development cycle, several types of memory (RAM, ROM, and EPROM or p/ROM) are normally used to aid in the system design. After system definition, the designer will begin developing the software control program. At this point, RAM is usually used to store the program, because it allows for fast and easy editing of the data. As portions of the program are debugged, the designer may choose to transfer them to p/ROM or EPROM while continuing to edit in RAM. Thus, he avoids having to reload fixed portions of the program into RAM each time power is applied to the development system.

Decision making on the part of designer and manufacturer is required during the next step in the development cycle. Depending on the type and quantity of microprocessor systems to be produced, a decision has to be made as to whether ROM, p/ROM, or EPROM will be used for permanent program storage. If only a few systems are to be manufactured, it may be more cost-effective to use either p/ROM or EPROM. EPROM-based storage also allows the main program to be changed at any time, even in the field by the end-user. The p/ROMbased system requires replacement; however, it is field programmable. If the main requirement is a minimum parts configuration and many microprocessor systems must be produced the decision should be to use ROM-based storage.

MICROPROCESSOR BLOCK DIAGRAM

Figure 2




Typical microprocessor system utilizes CPU, P I/O, and 16K ROM.

For many designs, fast manufacturing turnaround time on ROM patterns is essential for fast entry into system production. This is especially true for the consumer "games" market. Several vendors now advertise turnaround times that vary from two to six weeks for prototype quantities (typically 25 pieces) after data verification. Data verification is the time when the user confirms that data have been transferred correctly into ROM in accordance with the input specifications.

Contact programming is one method that allows ROM programming to be accomplished in a shorter period of time than with gate mask programming. The step-by-step ROM manufacturing process is listed in Table 1. N-MOS ROMs go through basically the same processing steps. In mask programming, most ROMs are programmed with the required data bit pattern by vendors at the first (gate) mask level, which occurs very early in the manufacturing process. In contact programming, actual programming is not done until the fourth (contact) mask step, much later in the manufacturing process. That technique allows wafers to be processed through a significant portion of the manufacturing process, up to "contact mask", and then stored until required for a user pattern. Some vendors go one step further and program at fifth (metal) mask. This results in a significantly shorter lead time over the old gate-maskprogrammable time of 8 to 10 weeks; the net effect is time and cost savings for the end user.

MOS ROM MANUFACTURING PROCESS FLOW Table 1

Wafer Oxidation Nitride First Mast (Gate Mask) Etch Second Mask Implant Polysilicon Third Mask Oxidation Fourth Mask (Contact) Ftch Metallization Fifth Mask Glassification Sixth Mask Test Assemble Ship



ROM Capacity		Functional		Estimated
(Total Bits)	ROM Cost	IC Gates	ICs	IC Dollars
8K	\$7 to 8	500 to 999	50 to 99	\$20 to 39
16K	\$8 to 9	1000 to 1999	100 to 199	\$40 to 79
32K	\$16*	2000 to 3999	200 to 399	\$80 to 159
64K	\$20%	4000 to 7999	400 to 799	\$160 to 319

COST CONSIDERATIONS

*Projected cost

Consider a typical microprocessor system and what ROM can provide in terms of cost savings over discrete logic and EPROM. Assume that a single gate function can be replaced with eight to ten bits of ROM and that most of today's transistor-transistor logic (TTL) integrated circuits (ICs) contain on the order of ten functional gates having an average selling price of \$0.40. The typical microprocessor system contains 20K bytes of ROM. Table 2 compares the costs of ROM versus discrete logic.

From the table, one 16K (2048×8 -bit) ROM can replace 100 to 200 TTL packages. Depending on the total quantity of ROMs required, it can be seen that they are a cost-effective alternative to discrete logic.

Additional savings are possible when ROM is used. Board area is reduced, which lowers material cost; fewer packages reduce insertion costs; and, with smaller boards and fewer interconnections, the cost of incoming inspection is also decreased. When board troubleshooting costs go down, overall system reliability increases.

At this time, the largest cost-effective EPROM size available is 1024 x 8 bits or 8192 total bits. However, there are many 2048 x 8 bit, or 16K ROMs available. At an average selling price of \$16/EPROM and \$8/ROM, it is evident that ROM remains the most cost effective solution. For every two 8K EPROMs, only one 16K ROM is needed. The disadvantage of ROM in small quantities is the mask charge (usually \$500 to \$1000). In larger production quantities, the mask charge is waived when a minimum number of parts have been purchased (typically 500 to 1000 pieces/pattern).

KEY PERFORMANCE

With faster and more powerful microprocessors entering the market, ROM performance is more important than ever, especially since ROM has typically been the limiting factor in system processing

speed and operation. When 16K ROMs were introduced several years ago they were fairly slow, with access times ranging from 550ns to well over 1.0 μ s. These ROMs made it difficult to take advantage of the full speed capability of newer microprocessors. If processing speed was paramount, the designer usually selected bipolar ROMs, which possess fast speed but have high power dissipation. Density costs are also higher.

Newer MOS ROMs (such as the MK34000, and and 36000) provide the system designer with both speed and density. Access time is 300ns worst case, specified over the full power supply and temperature ranges. In addition, since many microprocessors now have only a single power supply requirement (5V), the trend in 16K,/32K/64K ROM designs is also slanted to this single voltage. Most vendors offer a $\pm 5\%$ supply voltage tolerance and at least one specifies $\pm 10\%$.

OTHER PARAMETERS

Many ROM-based memory applications are subject to various detrimental environmental conditions. For instance, an intelligent data entry terminal used on a busy outdoor loading dock could be exposed to vibration-generated electrical noise, extreme temperature variations from -20 to 125° F (-28 to 51° C), machine-generated noise, and power line fluctuations. Critical ROM parameters, such as temperature range, input levels, output drive, power supply tolerance, and power dissipation, are being accommodated by innovative memory design and processing techniques to optimize performance and reliability.

Extensive use of ion implantation as a means of controlling circuit zero bias threshold voltages is now prevalent. One ROM vendor uses a substrate bias generator, often called a charge pump which results in much wider operating tolerances. Input levels of 2.0V, ±10% power supply tolerances, wider operating temperature ranges, faster access times, and lower power dissipation are now available.

Important data sheet parameters that a designer should examine when specifying ROMs are listed in Table 3. Of course, which parameters are important to the individual designer depends entirely on the application. In the loading dock example cited previously, temperature range may be the most critical. In a military airborne application, temperature range and power dissipation would be most important.

IMPORTANT DATA SHEET PARAMETERS Table 3

General

Absolute maximum voltage ratings — voltages beyond which parts are likely to be destroyed

Absolute maximum temperature — operating and storage temperatures beyond which parts may be permanently damaged

"Recommended" operating conditions— operating conditions that the manufacturer requires for proper operation

DC parametrics— current and voltage parameters at specified conditions

Timing diagrams — part timing specifications essential for system design

Capacitance specifications — particular input and output specifications required to avert drive prob-

Package specifications— pin-outs and package mechanical data for layout and environmental requirements

Specific

Voltage and current levels — input and output low and high voltage and current levels on all inputs and outputs

Power supply regulation — detailed power supply regulation specifications

Output capacitance test value — this value determines maximum number of parts which can be strung together and still meet specifications

Standby and output leakages

Input and output leakages

Timing parameters — all timing parameters required to totally specify system operation

Input methodologies — ROM's truth table should indicate accepted input methodologies including card, tape, or transmit formats

Operating temperature specifications — should allow for proper system margins after enclosure temperature rises are taken into account

CHARGE PUMP TECHNIQUE

Although the ROM charge pump technique has been utilized for several years, a new design approach has evolved (Fig 3). The charge pump is an on-chip bias generator that is used to shift the thick-field thresholds (VT) to their proper operating levels, as well as to reduce junction capacitance of the circuit. In dynamic RAMs, an external VBB power supply is used for this purpose. This fixed value bias is useful, as such, but it does not compensate thresholds over temperature. In the MK34000 and 36000 ROMs (16K, and 64K respectively), the charge pump temperature compensate approach does thresholds by utilizing a method of V_T feedback. A threshold detector compares V_T values of the circuit with an on-chip voltage reference (VR). Significantly, VR is always a fixed percentage of the V_{CC} supply rather than being V_T dependent. Normally, the V_{CC} supply can be held constant over a specified temperature range; thus, the reference will also remain constant, keeping VT constant. Even if the supply voltage changes, the reference voltage will cause the effective V_T to be within its operating range for a particular supply potential.


The bias generator is actually an on-chip gated oscillator (A) that, when operating, "charges up" the substrate capacitance of the chip with a negative potential. The threshold detector will turn the oscillator on or off if it detects either an inequality or an equality, respectively, of VR and VT. This is especially important for V_T versus temperature. Typically, as temperature goes up. V_T goes down; with normal process tolerance included in the total V_T, this could severely limit the allowable specified levels and temperature range. The threshold detector is sufficiently accurate so that it can compensate for small changes in V_T during normal operation of the part. Fig 4 shows the behavior of V_T, V_{BB}, and compensated VTC over an extremely wide temperature range. The outstanding feature of the compensated V_T curve, is that it is flat over a significant range in temperature. It can be shown that the overall effect is an improvement in system margins, improved yields, and reliability. This is all possible with no increase in chip size and an insignificant increase in power supply current (typically 1 mA).


SYSTEM RELIABILITY

Replacing many random logic circuits with a single MOS ROM not only makes good economic sense, but also significantly increases reliability. Printed circuit (PC) board area is reduced along with a multitude or system interconnections. It is possible for a single ROM to eliminate 2000 interconnections when bonding wires and PC board etches are taken into account. This means fewer chances for opens, shorts and layout problems. When using ROMs, troubleshooting is

ON-CHIP SUBSTRATE BIAS GENERATOR

Figure 3






Simplified circuit diagram of an on-chip substrate bias generator which utilizes a method of V_T feedback. Circuit will only generate a negative bias when V^T does not equal reference voltage. When operating, circuit draws a minimum amount of power while requiring no additional layout space on chip.

OPERATING MARGINS

Figure 4



By comparing curves showing V_T versus ambient temperature for circuit with and without substrate bias generator, it can be seen that operating margins of a noncompensated device may be quite limited. By utilizing V_T feedback method of device operation, V_T can be held constant over significantly wide temperature range. Plot also shows V_{BB} versus temperature with generator operational.

simplified because there are fewer components, interconnects, and contacts.

In addition, vendors have learned techniques for lowering the power supply current requirements of ROMs. One method utilized is a static matrix with dynamic or "edge activated"* control circuitry. The MK36000 ROM, for instance, draws a typical average current of only 40mA, compared with 80mA typical of a comparable density totally static device. When supply current is low, chip temperature is low and reliability is enhanced.

Many vendors now offer enhanced reliability screening as an option. This screening may include temperature cycling for detecting die- and bond-related problems, and also fine and gross hermeticity testing. In addition, many offer an option on burn-in to weed out infant mortalities. Extended temperature range 16K ROMs are available, as well as devices processed to MIL-STD-883A, Level B. Table 4 lists the 100% screening requirements called out by this specification. While this screening has historically been reserved for military applications, more users are requiring it as a matter of course. Screening of this type means that the user receives the highest reliability possible in his parts.

SCREENING REQUIREMENTS SPECIFIED FOR MIL-STD-883, CLASS B Table 4

Test	Method	Condition	Test Leve
Visual	2010.2	Condition B	100%
Stabilization Bake	1008.1	Condition C 24h at 150 C	100%
Temperature Cycle	1010.1	Condition C -65 to 150°C 10 cycles	100%
Centrifuge	2001.1	Condition E 30k Gs YI Plane	100%
Hermiticity Fine	1014.1	5x10 ⁻⁸ Atm-cm ³ /s	100%
Gross	1014.1	Condition C	
Pre-Burn-In Electrical Test	Static and Dynamic Test	s	Mfg's Option
Burn-In	1015 (Dynamic Operating)	Condition D 160 h min at TA=125°C	100%
Final Electricals	Static and Dynamic per Data Sheet		100%
Quality Conformance	See Mfg's Quality Specif	fication	Sample
External Visual	2009		100%

CONCLUSIONS

Turnaround time has been reduced to a tolerable level, pin-outs are being standardized. ROMs are providing larger memory capacity with higher performance, and data are more easily transferred. In the future, the greatest number of applications will most likely be in microprocessor systems. Microprocessor memory requirements continue to increase as control programs get larger and applications become more sophisticated. Concurrently the microprocessor is becoming higher performance with more control capability, as witnessed by recent 16-bit high speed devices. Today's new generation MOS ROMs are being designed to interface directly and easily while occupying a minimun of space. The importance and necessity of ROMs to system design have resulted in a continual effort by the semiconductor industry to improve performance, reliability, and cost.



EVOLUTION OF MOS TECHNOLOGY

Technical Brief

ABSTRACT


In the past decade the computer industry has witnessed the introduction and domination of the MOS RAM. Technology changes from PMOS to NMOS occurred with storage mechanisms going from 3 elements to 1. Density, correspondingly improved by a factor of 16 times while performance improved by a factor of 2. In this time frame devices evolved from complex interface requirements to simple TTL circuitry. These remarkable performance/density improvements were achieved with clever process and design innovations. Techniques used in the past have reached their limit with ROM at 64K, dynamic RAM at 16K and static RAM at 8K. A new technology will need to emerge to permit further density improvements for the future. Process and design techniques of the past and future will be discussed with attention paid to products and applications they will serve and create.

INTRODUCTION

The first density increment of MOS RAM to gain wide acceptance in the computer industry was the 1K device. The 1K device utilized P-Channel MOS technology due to the more tolerant nature of the process. Unlike its predecessors the 64 and 256 bit RAM, the 1K devices incorporated all decoding circuits on the chip. The 1K market was dominated by the 1103 from Intel and the 4006 from MOSTEK. The 1103 and 4006 were both dynamic memory devices using a small capacitor to temporarily store data. This storage technique required a periodic refreshing to retain data. The 1103 required high level clocks and complex timing considerations while the 4006 was designed for TTL compatibility and minimal timing requirements. The 1103 became the dominant part and was still being consumed in volume last year. The 4006 pinout was used by a static RAM of 1K bits. This device generically known as the 2102 has enjoyed enormous usage.

The 1103 and 4006 utilized a three transistor cell for bit storage. These cell configurations are illustrated in Figure 1. The primary difference in these cells being separate Read, Write, buses required by the 1103. These devices, the most dense of their generation, packaged 1024 bits of RAM in approximately 20K sq. mils of silicon. The 1K device promised ease of implementation when compared to core, and flexible

INTEL 1103 AND MOSTEK 4006 Figure 1




modularity as well as long term cost savings. However, due to unforeseen design complications these devices initially did not achieve thier goal. The 1K RAM started the displacement of core. The next generations, the 4K and 16K dynamic RAMs, all but completed the task.

The 4K device, which became the next generation of semi-conductor memory, introduced to the world a wide variance in circuit types available. There were at least 5 major designs available to confuse the user. These were two differently pinned 22-pin devices, two differently pinned 18-pin devices, and a "maverick" 16-pin device which many people thought would never make it. As we all know today, the multiplexed device survived and in fact went on to become the industry standard. This standard pin configuration is presently being utilized in the 16K device as well as its successor the 64K RAM. The first 4K devices utilized a 3 transistor cell similar to that of the early 1K devices. However, N-channel MOS was the technology of all 4K devices rather than P-channel. The inherent advantages of N-channel such as low thresholds for TTL compatibility, faster inherent speed, and greater density, created the incentive needed to develop the required process capability.


The early 3T 4K devices did not survive and were rapidly replaced with the second generation 4K, which utilized a single transistor and capacitor for storage to greatly enhance density. The major problem to overcome with this cell was the small amount of signal available for detection. Several sensing

schemes were developed to handle this problem. One technique utilized a single ended sense amplifier. The balance technique had far better characteristics and became the dominant technique which is utilized today. These different sense configurations are shown in figure 2. It must be appreciated that without development of these sense amplifiers the single transistor cell would not be possible. MOSTEK combined an innovative layout scheme with the balanced sense amp to permit use of active rather than passive load circuits for writing through the sense amplifier. This has resulted in a halving of the dynamic RAM's power dissipation. The 4K devices were well accepted by the user community and slowly but surely began a long but continuous displacement of core memories.

BALANCED SENSE AMPLIFIER



SINGLE ENDED SENSE AMPLIFIER




The MK 4096 introduced by MOSTEK in 1973 established the industry standard pin out. The successor to the 4096 was the revolutionary MK 4027 from MOSTEK which dramatically reduced the die size while dramatically improving the speed. The 4027 set new standards within the industry and established the specification standards that have to be met. The 4027 utilizes MOSTEK's process known as Poly I. This process utilizes a single transistor cell which has an area of about 1.008 mil². The successor to the 4027 is MOSTEK's MK 4116, 16K dynamic RAM. The 16K was made possible by the Poly IITM process which reduced the single transistor cell size to .55 mil². The Poly IITM process utilizes two levels of Poly in the cell location. The implementation of this cell is shown in figure 3.


MK4116 CELL LAYOUT


Figure 3a

Figure 3b



MK4116 CELL AND CROSS SECTION






RAM density improvements in the past have come from both circuit and process innovations. The graph of figure 4 shows the evolutionary decrease in the number of devices per cell as a function of density increase. Today we are at a minimum cell configuration, one transistor and one capacitor. The Poly II (TM) process permits packaging the capacitor and transistor in the space of only one device, since no layout space is required to separate these components as in the Poly I process. A further decrease in

the number of components or improvements in layout seems unlikely. Process innovation will, however, continue. In devices through 16K a two dimensional shrinking of dimensions has been employed along with circuit improvement to create a manufacturable die size.

DEVICES/CELL VS BITS/CHIP


Figure 4



SQUEEZING

In the past device density has increased by reducing the number of elements per cell as well as a two dimensional reduction in geometry. The two dimensional reduction results in a "squeezing" of signal lines and spaces. The graph of figure 5 illustrates the storage cell area advantage gained by this technique.

MEMORY CELL AREA VS BITS/CHIP Figure 5




The slope in the graph lines indicate the squeezing mechanism while the verticle steps show cell element reduction. The one anomaly to this lies in the 4K region. Significant area reduction here was achieved by going from the MK 4096 metal gate single transistor cell to the silicon gate single transistor cell of the MK 4027. This required a major technology improvement as did the Poly II (TM) process of the 16K.

Two dimensional squeezing has been used on all previous generation products. Reductions of up to 40% have been realized, for a given design, using this technique. The chart of Figure 6 illustrates the die size and technology evolution of several major products from MOSTEK.

RANDOM ACCESS MEMORY DENSITY EVOLUTION

Figure 6



Looking back historically, the replacement of each generation MOS RAM by its successor has taken place by introducing a new memory cell of about one half the area of its predecessor and by tightening design rules used. As a result die size has increased by about a factor of 2 while the number of bits per chip has increased by a factor of 4. It is interesting to note that in evolving from a 64 bit device to a 16K device the RAM circuit density has increased by a factor of more than 60.

The devices per cell now stand at an effective 1, due to the Poly II process. It therefore seems unlikely that a further density improvement will happen here. The next generation will require significant improvement in the remaining area of impact, that is, device geometries. The technique which currently looks the most promising, and is being pursued by multiple companies, is known as scaling.

SCALING

Scaled process technology will be the process which permits the next generation of semiconductor components. "SCALED" refers to circuits in which all physical dimensions, horizontal and vertical have been reduced by scaling factor, as has the operating voltage. This differs from the "squeezing" previously discussed in that 3 dimensions rather than 2 are impacted. Figure 7 shows three dimensional characteristics affected by scaling. In scaling theory all parameters are scaled by a factor K. For a 5 volt part scaled from 12 volts to 5 volts the scaling factor K is 5/12ths. Figure 8 shows MOSTEK's current N-MOS technology compared to resulting geometries based on applying a 5/12ths scaling factor. This approach yields "a brute force" process which will not necessarily be manufacturable. Therefore, a slight modification to the straight-forward scaling technique must be made.

SCALING THEORY Figure 7 Notice 1 Notice 2 Notice 2 Notice 2 Notice 3 N

"BRUTE FORCE" APPROACH
Figure 8

Device Parameter	Current N-MOS	Scaled By	"Brute Force"
Channel Length L()	5	5/12	2.1
Oxide Thickness to (A)	850	5/12	354
Doping Concentration (substrate resistivity)		12/5	2.4x10 (6' cm)
Power Supply Voltage (\	/) 12	5/12	5
Junction Depth X _i (_{i'})	1.2	5-12	.45
Lateral Diffusion Lo(,)	1.0	5 12	.41

The benefits of scaling are numerous. The most significant is that die area goes down by a factor of K² permitting the next generation of products. A second benefit of scaling is that device performance increases dramatically thereby permitting the N-MOS technology to participate in a broader applications spectrum than was previously available. The process developed by MOSTEK applying scaling theory is called SCALED POLY 5.

SCALED POLY 5

Scaled Poly 5 is MOSTEK's process for the next generation of products. Scaled Poly 5 is MOSTEK's customized utilization of the scaling theory previously discussed. In the section on Scaling Characteristics, characteristics of "brute force" scaling were shown. Figure 9 gives the key parameters of MOSTEK's process.

SCALED POLY 5 Figure 9

Device Parameter	Current N-MOS	Scaled By
Channel Length L(n)	5	2.5
Oxide Thickness tor (A)	850	500
Doping Concentration No. (substrate resistivity)	(10 cm)	5x10 ⁻⁴ (30Ωcm)
Power Supply Voltage (V)	12	5
Junction Depth X _i (µ)	1.2	0.4
Lateral Diffusion Lo(µ)	1.0	0.3

The modifications to "brute force" scaling were made to enhance manufacturability, performance and reliability. For example, the low substrate resistivity (6 ohm per centimeter) would result in higher junction capacity and body effect. Both are undesirable traits impacting performance. One must also consider manufacturing tolerance on parameters. This is a defi-

nite consideration when choosing a center for process parameters.

Reliability is a major concern. It was learned early in semiconductor memory days that an unreliable part cannot be applied to products. The scaled Poly 5 process has been optimized to meet MOSTEK's high standards of reliability. Scaling's impact on reliability influencers is shown in figure 10. The decrease in voltage and power dissipation will improve the inherent reliability of the device. The increase in current density shown will not impact the device due to the overly conservative guidelines used in past generations.

SCALING AND RELIABILITY

Figure 10

Reliability Parameter										5	ì	a	le	ð	ı	Ьу	
Field Strength V/to:					 		 								-	. 1	
Power Per Unit Area V																	
Current Density I/A .		٠.		٠.		 									1/	ĸ	•
Device Power Dissipa	tic	on														K,	•
Device Voltage				 												. K	

1978 is a transition year between process technologies. At MOSTEK, all new products are being designed to work on either current process technology (5 microns) or new generation SCALED POLY 5. To accomplish this goal all new products are designed to operate on a single 5 volt power supply. All products use advanced state-of-the-art design techniques and perform very respectably on the standard process. The MK36000 64K ROM which has a typical access time of 80ns when manufactured utilizing Poly I process exemplifies this approach. This design was used as an R&D development tool for the Scaled Poly 5 process. The resulting device, termed MK 9009, has a typical access time of less than 40ns. Figure 11 gives the characteristics of the two devoies.

POLY 5 PROCESS DEVELOPMENT Figure 11

	MK36000	MK9009
Die Dimensions	183 X 190 MILS	105 X 109 MILS
Die Area	34,770 Sq. MILS	11,445 Sq. MILS
No. of Die/Wafer (3")	170	575
Min. Poly Width	5.0 Microns	2.5 Microns
Min. Line Width	2.5 Microns	1.0-1.5 Microns
Junction Depth	1.3 Microns	.4 Microns
Access Time	80 nsec (typ)	40 nsec (typ)

SCALED POLY 5 PHOTOLITHOGRAPHIC REQUIREMENTS

We previously discussed the evolution of device/die size to achieve the level of integration required. Correspondingly, device geometries have significantly decreased. Geometry requirements as a fuction of device technology are shown in figure 12. During the evolutionary period from 1960 thru now, geometry requirements have increased by more than a factor of 5. Significant developments have also occurred in photolithographic technology to permit evolution from 1K to 16K. In 1980 our goal is to manufacture devices with two micron dimensions. A quick snapshot of typical equipment used in this segment shows

several problems must be overcome. Today's measuring equipment is accurate to a \pm 0.18 microns (10% of what is to be measured). Measurement standards are accurate to \pm 0.1 microns. The contact printers have a runout of \pm 0.75 microns on 4 inch wafers, a huge percentage of the geometries involved for future technology. Advances in this area are obviously required. These are being attacked and overcome. Methods such as E Beam as well as "step and repeat" printing are available today. These techniques have the ability to address and resolve some of the problems facing the manufacturing aspect of the next generation of technology.

GEOMETRY REQUIREMENTS

Figure 12

Leading	1960	1965	1970	1975	1980
Technology	Discrete	Digital	P-Mos	N-MOS	Poly 5
Line Width (Microns)	· 10.0	7.0 - 9.0	5.0 - 8.0	3.5 - 5.0	2.0

Interconnect Metal Metal Metal Metal Poly Metal Double Level Poly

The key to more complex, cost effective LSI is in <u>Geometry Shrink</u> and <u>Device Creativity</u>.

APPLICATIONS SPECTRUM

Circuit design and technology improvements are continuously opening up new markets for semiconductor memories. The semiconductor industry historically has decreased prices by about 28% with each volume doubling of the industries experience. Fortunately, the RAM market has proven itself to be very price elastic, creating new opportunities at each price level, thereby permitting the necessary increases in volume to keep the trend going.

The memory applications spectrum of Figure 13 indicates the broadening spectrum of the component market. At the left most end of the spectrum, technology improvements resulting in low cost are most significant, while at the right most end performance is key. In fact, the cache and 2900 (4 bit slice) market have previously been dominated by bipolar memory due to the inability of the MOS memory to meet the speed performance required. The introduction of scaled technology is currently permitting N-channel silicon gate MOS to enter this market segment.

MOS-MEMORY APPLICATION SPECTRUM

PERFORMANCE Figure 13 LECTRONIC MICROPROCESSO MAINFRAME PERFORMANCE 1µS-450nS 450-200nS 250 - 150nS 200-100nS 100-30n5 PRODUCT RAM SRAM D RAM D RAM D/S RAM CCD ROM ROM EPRON EPROM


MOSTEK will soon introduce several new products which utilize state of the art design techniques as well as the scaled Poly 5 process to expand our penetration into the memory application spectrum.

NEW GENERATION PRODUCTS MK4801

The MK 4801 is a 1Kx8 very high performance static RAM. This device combines a new circuit design technique (address activation) with enhanced process technology to achieve sub 100 nanosecond performance. The circuit will have speed grades available from 55 to 90 nanoseconds, with higher performances available in 1979. As all new static RAM products from MOSTEK, the 4801 can be manufactured on the Scaled Poly 5 or Poly R process. A typical access/cycle time of 75 nanoseconds at 200 miliwatts dissipation has been measured on devices manufactured on Poly R.

The 4801 uses a unique storage cell design to achieve a very small die size. Figure 14 illustrates this cell. The cell, a mere 2 mil², yields a die size of 27,900 square mils when utilizing 5 micron design rules, ala MK 4104. The design technology used yields approximately a 2 times density improvement on the standard process when compared to current generation 4K devices. Application of the Scaled Poly 5 process reduces this die size to approximately 14,000 square mils as well as significantly enhancing performance. Results similar to the 9009 R&D project are anticipated. The 4801 is architectured for speed. The Address Activated TM interface permits asynchronous operation for the user while maintaining internal advantages of clocked circuit technology. A fast chip select path was designed to permit external decoder delays without impacting access time. The 4801 has been designed for use in all wide word high performance RAM applications.


HIGH PERFORMANCE 4801 2 MIL² STATIC RAM CELL



MK 4118

The MK 4118 is a sister part to the MK 4801. The part is intended for medium to low speed applications. This device was architectured with next generation as well as existing microprocessors in mind. Speed grades of 120 to 250 nanoseconds will be available. An output enable (OE) and latch (L) function has been included to permit use with common address and data I/O, 16 bit microprocessors. The MK 4118 is packaged in the industry standard 24-pin ROM/PROM compatible configuration shown in figure 15. The device is socket compatible with the 4801 and gives the user a static RAM configuration covering applications from 55ns through whatever. The MK 4118 can be used in an asynchronous mode, like the 4801, or a synchronous mode similar to the MK 4104. The part employs a function called Latch to accomplish the synchronous mode. When activated, LATCH will latch the status of the address and chip select pins. This easy to use memory packages 8K of RAM in an area comparable to a 4K device.

MK4118 PIN OUT Figure 15



PIN NAMES

AO - A9 CS DIN DOUT Vss Vcc	Address Inputs Chip Select Data Input Data Output Ground Power (+5V)	<u>WE</u> <u>OE</u> L 0 ₁ - 0 ₈	Write Enable Output Enable Latch Data In/ Data Out Port
-----------------------------	--	--	---

MK 4816


The MK 4816 is a 16K dynamic RAM organized as $2K \times 8$. The RAM operates with a single 5 volt \pm 10% power supply with performance in the 100-150ns region. Designed to function in cost sensitive wide

word applications the 4816 features several functions to enhance usability. The MK 4816 features a built in refresh mechanism controlled by an external pin called refresh. The refresh has two modes of operation; when the refresh pin is pulsed from high to low then back again an internal counter will replace external addresses and a RAM cycle occurs, refreshing one row of cells. This operation is repeated 128 times every two miliseconds. For standby mode operation the refresh pin may remain active. In this mode the MK 4816 will execute a refresh cycle approximately every 16 microseconds satisfying the data hold requirements with no external stimulus. This feature greatly simplifies control circuitry needed and eliminates all address multiplexer parts.

The MK 4816 employs an output enable function for common I/O operation and an extra chip select for The 4816 employs multi-dimension selection. MOSTEK's Edge Activated (TM) interface and operates with power dissipation of only 150 miliwatts when active and 28 miliwatts when in standby. The edge activated concept inherently features the address latch function required for common I/O machines such as the Z8000 and 8086. The MK 4816 packages 2K bytes of microprocessor memory in a die size of only 29K mil². This compares with competitive products supplying the same market with die sizes of about 25K mil² for 4K of static RAM or a total of 100 mil² of Silicon for the same bit density. The MK 4118 from MOSTEK reduces the Silicon area to 56K mil². The MK 4816 is packaged in the ROM/PROM compatible 28-pin configuration of figure 16.

MK4816 PIN OUT 5V ONLY DYNAMIC RAM

Figure 16



THE 64K RAM

In 1979 MOSTEK will sample a 5 volt only sub 100ns 64K RAM. The SCALED Poly 5 process developed in

1977/78 will be employed to make the 64K RAM a cost effective, produceable part. The 64K RAM will have a die size of approximately 35,000 sq mils permitting use of the industry standard 16-pin package. The pin out and key features are shown in figure 17. The pin configuration of figure 17 indicates that pin 1 is not needed in implementing the basic 64K RAM functionality. A new feature will appear at pin 1 which has not been implemented in previous generation RAMs.

MK4164 PIN OUT
64K RAM
Figure 17

RFSH 1 • 16 V₅₅

D., 2 15 CAS

WRITE 3 14 D₀₀₁

RAS 4 MK 4164 13 A,

A, 5 PINOUT 12 A,

A, 6 11 A,

A, 7 10 A,

V_{CC} 8 9 A,

The design goal of the 64K RAM is to have 128 cycle refresh every 2ms making it compatible with its predecessor the 16K dynamic RAM. 128 refresh cycles require use of only 7 of the 8 address pins. To maintain refresh compatibility with previous generation dynamic RAMs, pin 9 (A7) will not be used as a refresh address. The 64K being a scaled Poly 5 device will use 2 micron geometries. The device's dissipation will be a low 300mw at twice the operating frequency of the 16K. The MK 4164's performance evolution will follow the graph of fig 18.

PROJECT ACCESS TIME FOR DYNAMIC RAMS

Figure 18

500
400
300
200


NMOS

SCALED
POLY 5

40304030201960
1970
1980
1990

YEAR


The 64K RAM design and process represents a convergence of several developments at MOSTEK during the past several years. The techniques needed to achieve a useable 64K RAM, required several break throughs which are currently being proven on predecessor parts. Figure 19 illustrates the evolutionary process required to develop this major product.



CONCLUSION

N-channel Silicon Gate MOS will continue to dominate the memory market. New technology breakthroughs such as Scaled Poly 5 and Address Activated design techniques will permit NMOS to conquer new market segments. Smaller die sizes and increasing volumes will continue to reduce costs, thereby further expanding the market. The chart of figure 20 illustrates the memory market share by technology. In conclusion, N channel MOS will continue to expand its application spectrum and remain the dominant technology in the 80's.

MEMORY MARKET SHARE BY TECHNOLOGY Figure 20



GLOSSARY OF PROCESS NAMES

SPIN - Metal gate N channel process. (Self-aligned Poly Interconnect N-channel)

POLY I - Single level Poly N-channel Silicon gate POLY II - Double level Poly N-channel Silicon gate POLY R - Single level Poly N-channel Silicon gate incorporating Poly Silicon Resistive loads.

SCALED POLY 5 - Double level Poly N-channel Silicon gate ion implant.



WIDE-WORD RAMS

Technology


INTRODUCTION

Until recently most leading-edge memory chips have been designed primarily for large mainframe storage. To use them in microprocessor systems required not only considerable adaptation but also additional ICs to interface the memory chips. But now comes a new breed of smart memory chips—a 2-k x 8 dynamic RAM and two fully static 1-k x 8s— specifically designed for μP applications, and cache memory uses as well.

While conventional memory chips can accept only read, write, and select commands, the smart memory devices do that and more: Besides accepting additional commands, they present parallel data on byte-wide outputs, and provide many other features for users, including the following:

- 5-V-only operation.
- Automatic power-down.
- · Automatic refresh for dynamics
- ROM/PROM/EPROM compatibility.
- Output enable (OE) command.
- Chip select (CS) command.
- Latch command—for synchronous operation.

TODAY'S MEMORY-USE SPECTRUM Figure 1



TARGET USES OF
MK4816 2K x 8 DYNAMIC RAMs AND
MK4118 1K x 8 STATIC RAMs
WITH 100-250ns ACCESS TIMES

TARGET USES OF MK4801 1K x 8 STATIC RAMs WITH 50 to 90ns ACCESS TIMES

*(BASED ON ACTUAL INDUSTRY SURVEYS; SOME ANOMALIES ARE DUE TO COST VARIANCES IN CERAM-ICS vs PLASTIC PACKAGES, AND QUANTITY BUYS) To see the design tradeoffs possible with this family, see Table 1.

The 16K dynamic MK4816 (with single-pin refresh) and the 8K static MK4118 can both be used readily with any of the present-generation and new generation MOS microprocessors such as the Z80, Z8000, 8085, and 8086. For high-performance applications, another 8K static (MK4801) provides a choice of 55, 75, and 90-ns access times.

The new parts are configured as 1024 words x 8 bits in fully static designs or as 2048 words x 8 bits in an internally refreshed format. The refresh timing cycles are supplied by the chip itself and are largely transparent to the user. Whatever the configuration, the Mostek RAMs typically dissipate a low 200 to 300 mW of power, and offer fast data access down to 55ns.

THE MEMORY-USE SPECTRUM

The impact of this family cannot be appreciated fully without noting that semiconductor memory applications cover a broad spectrum, from low-speed uses in games to very high-speed applications in cache memory. For μP applications, medium-performance RAMs generally suffice, and cost is a major selection factor. But as Fig. 1 shows, cache memory users pay a higher price for high speed.

In the center of the spectrum is main-store memory, which has relatively balanced density, performance, and cost requirements. A typical main-store memory is 32 bits wide and 1/2 to 1-million words deep. Memories this large (in fact, most memories larger than 64K to 128K bytes) warrant some sort of error-detection/error-correction scheme, which favors a "by 1" or serial-output memory device.

So far, the NMOS dynamic RAM using address multiplexing and a "by 1" bit-serial organization has been the most efficient and cost-effective for main memory. So long as the needed memory depth is greater than the depth of the available by-1 memory chips, the by-1 minimizes the number of lines, the input and output capacitances, the pin count, the board area and the cost. However, while by-1 RAMs are excellent for conventional main storage applications, they are less than attractive for many others.

The most dynamic growth over the past four years has come from electronic games and μ P-based products. Increased use of memory in such systems has been the

WIDE-WORD DEVICES—A RESPONSE TO CHANGING NEEDS

As the spectrum of microprocessor applications continues to expand and as high-speed, general-purpose computers continue to grow, the semi-conductor industry is preparing for a surge in memory demand. Designing products that will ease the system designer's work, the industry is providing the most cost-effective, highest-density and highest-performance memories ever.

Bit density for semiconductor memory has increased steadily and quickly since the integration of an R-S flip-flop into the integrated circuit. In just 15 years, single-bit memories have given way to 64-K bit memories. There was one goal behind this evolution: Replace core-implemented main memory with something cheaper and smaller.

added for single-step capability. The 8085 also interfaces easily by taking advantage of the 8085's status bits (S_0 and S_1) to refresh the MK4816 following each instruction fetch.

Latched refresh is particularly easy to implement in microprocessor systems since $\overline{\text{RFSH}}$ can be delayed slightly from $\overline{\text{CE}}$ to accomplish asynchronous refresh in minimum time. The MK4816 may also be used in multiplexed data and address systems, with the $\overline{\text{OE}}$ pin for control, and in CRT systems where the normal sequential addressing automatically refreshes the memory by addressing all positions within 2ms.

While recognizing that clocked, dynamic RAMs with automatic refresh will clearly be the most cost-effective byte-wide RAM for use with microprocessors, MOSTEK has also developed two fully static 1K x 8 RAMs. Functionally alike, and identical in pinout, the 4801 and 4118 differ only in production process and in speed.

BIT DENSITY WAY UP

With a die the same size as the 4816's and using the standard N-channel production process and tolerances, the 4801 typically runs a 50 to 90ns access/cycle with typical power of 250mW. This means an 8-to-1 increase in bit density per chip over the 93415 bipolar 1K x 1, and 15-to-1 decrease in system power per bit.

Low power and high speed are achieved using a 2-mil² cell that eliminates connections to Vcc. Power is fed to the cell from the column lines, through 1-nA intrinsic poly load resistors (see Fig. 5).

This economical design limits the matrix current to just 8 μ A. Column and row decoders are modified tree decoders (Fig. 5) that dissipate only leakage current in both active and standby modes.

The key to the 4801's high speed is an ECL-style linear differential amplifier for sensing the column signal (Fig. 5). The differential amplifier's output is amplified and translated to full TTL levels with a strobed differential latch. The strobe signal, derived by sensing an address change or address activation, allows fully static ripple-through operation.

But core replacement is no longer a problem. Now the concern is differing consumer/industrial memory requirements. Where typical μ P systems have a more fixed need for memory per CPU at lower cost per bit, cache and scratchpad memories require very high performance, with less emphasis on cost. The result? High-speed, but low-cost MOS RAMs-both dynamic and static.

The new dynamic and static chips are configured in a "by 8" or "byte-wide" organization. They will be effective for those applications outside main store memory where a "by 1" bit organization is either not attractive technically (because of system constraints such as power) or not efficient for implementing wide-word shallow memories.

Since a completed cycle results in automatic chip power-down until the next address change, the user doesn't have to deselect the chip, but can use the simple, fast \overline{CS} . The result is a chip that is as easily used for retrofit as for newer clocked systems.

Some very useful features on both the 4801 and 4118 increase their flexibility. As shown in Fig. 10 several control functions have been added. In addition to the normal R/\overline{W} , and \overline{CS} (chip select) there is also \overline{OE} (output enable) and \overline{L} (latch). Both \overline{L} and \overline{OE} inputs may be used to simulate a clocked RAM for easy interface to any μP (see Table 2).

The 4801 and 4118 may be tied to any μP or mini bus without SSI interface devices. The pinout, like a 2708's or 2758's may be used interchangeably with EPROMs or bipolar PROMs to assist in μC product development (see pinout in Fig. 2).

Besides being able to interface easily in a "clocked" mode, both the devices may also be used as fully static ripple-through RAMs. The latch input may be tied high, \overline{OE} low, and the part can be used to replace directly eight 93415/425s, eight 2102s or two 2114s. This means existing designs can be upgraded for improved density, power and cost.

Some conflicts occur when these common-I/O three-state RAMs are used to replace separate I/O open drain/collector products. But these are painlessly resolved by correctly using $\overline{\text{OE}}$, the latch input, or both. But even without $\overline{\text{OE}}$, and even when RAMs with access times of 50 and 90ns are used in parallel, bus conflicts are resolved on-chip. During read accesses, the outputs of the 4801 are first opened at 30% of TAA and closed later in the cycle. Similarly, the tON time transition of $\overline{\text{CS}}$ is slower than tOFF ($\overline{\text{CS}}$). Holding the R/W pin low for a write cycle unconditionally opens outputs in 20ns.

The 4801 can be used with popular minicomputers that time-multiplex the address and data by having the latch input trap addresses and $\overline{\text{CS}}$. Data inputs are trapped on the rise of R/\overline{W} during a write cycle.

Available at speeds as low as 55ns max, the 4801 is the first high-speed, byte-oriented memory chip. Two important applications for this high-density 1K x 8 RAM

TRUTH TABLE FOR 4801/4118 1K x 8 RAMs Table 2

ŌĒ	WE	<u>cs</u>	Latch	Mode	Output	Power
L	Н	L	Н	Read Select	DOUT	Address Activated
L	Н	Н	Н	Read selected	Open	Address Activated
Н	Х	Х	Н	Chip deselected	Open	Address Activated
L	L	Х	Н	Write address & CS latched until cycle terminated by WE # H	Open (D _{IN})	Active
_	_	_	L	Latches addresses and CS at state present when latch switched low	above	Standby

are cache and read/write microprogram memory for efficient emulation of different instruction sets with a bit-slice $\mu P.$ Both applications require fast read cycles, while caches need a fast write cycle as well. Typically, the depth of these memories is shallow, less than 16-K, with words that can be 72 to 100 bits wide. For these applications, the by-8 organization makes the 4801 ideal.

Consider \overline{CS} . There has lately been much interest in using this pin to power-down the chip on by-1 memory parts. This is done in Intel's 2147 4K x 1 but only by making \overline{CS} delay similar to tAA.

On the 4801, \overline{CS} gates the outputs only and inhibits write when disabled. Since \overline{CS} delay is just 30% of tAA, memory depth can be expanded incrementally from 1K

up without the additional delay of a decoder to allow memory expansion. Further \overline{OE} is provided to assure that three-state can be used rather than open collector and to resolve the problem of two chips being on simultaneously.

In the write mode, addresses and $\overline{\text{CS}}$ are automatically latched on the selected chip when R/\overline{W} goes low, which avoids the early write of a previously selected cell when entering a write cycle. On a typical static part, every address bit must settle and write before any bit change. But autolatch on the 4801 chip can substantially improve skew sensitivity of write timing relative to address. Further, the addresses are internally held after R/\overline{W} goes high for as long as the chip needs to complete the write cycle.

Meanwhile, the addresses on the bus may be changed in preparation for the next read or write cycle. This also relieves the address-to-write skew on the trailing edge of write.

Loading on the address lines is significantly improved by replacing eight 93415s with one 4801 or 4118. This also improves board density 4-to-1 (since the 4801 is in a 24-pin package) and pin count by 5-to-1.


The 4118 is slower than the 4801, but it's also more economical. It has the same pinout and operates in the same modes. The differences stem from the process technologies that are used to manufacture two devices.


Since the 4801 is intended for high-speed, high-performance applications, it is offered in 55, 75, and 90ns speed selections and is manufactured using Mostek's new "Scaled Poly 5" technology, which will eventually reduce chip size to approximately 14,000

MK4801 STATIC RAMs 55ns ACCESS TIME Figure 5

2 MIL² STATIC RAM CELL ZERO-POWER "TREE" DECODER

CLOCKED SENSE AMP





CHARACTERISTICS OF NEW BYTE-WIDE RAMS Table 1

Type Number	Memory Organization	Process/ Pinout	Access Time	Unique Features	Other Leading Features
MK4816	2K x 8 Dynamic	N-Channel Si gate 28 pin	150 typ	First byte-wide dynamic First 5V only dynamic First one-pin refresh	Edge activated [™] 150mW active, 25mW standby Competes with 2102 and 2114, statics, cutting cost and space
MK4801	1K x 8 static	Scaled Poly 5 24 pin	55 75 90	First 2 mil ² static RAM cell Fast as the 4K x 1 2147	Fully static, 250mW typical Double capacity at double speed, compared to 4K statics now dominant
MK4118	1K x 8 static	N-Channel Si gate 24 pin	120 150 200 250	Faster than the X8s now available	Fully static Lower cost than 4801 Competes with 2102 and 2114 static, cutting cost and space

key item in penetrating low-cost/high-volume markets. As a result, both general-purpose minis and dedicated microcomputers have come down in price while staying functionally equivalent. Indeed, CPU cost is so low in this area that μP system costs tend to be in proportion to memory requirements.

Until the 2114 (1K x 4) static RAM, it took eight 2102-type RAMS to implement 1K x 8 of memory. Before the 2114, few RAMs were designed to interface directly with a microprocessor, because chip designers concentrated on the processors themselves. Even the better RAMs would not work with all processors.

ROM and PROM grabbed a lot of attention because of their nonvolatility, which was needed for fixed instruction set storage, usually a bigger requirement than RAM. ROMs and PROMs have always been "by 4" or "by 8" because of the convenience of putting instructions in the least amount of packages.

WHY BYTE-WIDE RAMS?

Recently however, three trends have stepped up the demand for wide-word RAMs—declining cost of μ Ps, further improvements in memory density and cost, and the emergence of high-volume dedicated-computer markets such as the automotive market. Such applications as μ P memory, CRT refresh memory, CRT buffer memory—being very shallow—all lend themselves to a "by 8" memory organization and its minimum number of packages.

Cache memory, high speed buffer memory, writable control store, scratchpad memory and terminal/communications buffer memory stress speed much more heavily than cost. Fast bipolar memories have usually been used here, at the expense of package count, cost, and high power. However, recent technological innovations such as scaling and the four-transistor (six-element) static cell concept enable MOS memories to compete with bipolar for cache.

Though cache applications have a large number of bits, there are usually a small number of words; that is, they

are wide but shallow memory matrices. For instance, a typical cache memory in a minicomputer is 32 bits wide but only 2K to 4K words deep. Clearly, a wide-word memory chip is most efficient here.


MK4816—FAST BUT LOW-COST

The MK4816 16K dynamic RAM is the first 5V-only dynamic MOS memory. It's also the first wide-word dynamic RAM, and the first RAM designed specifically for present and future microprocessor systems. Using small dynamic-memory cells offsets the cost of the slightly greater overhead circuitry required for proper operation of dynamic memories.

The MK4816 is designed to minimize the off-chip support circuits, while maintaining the internal efficiency of a dynamic RAM. Its cell size is three times smaller than in typical static cells, while its die size—29,000 mil²— approaches that of 4K static RAMs. Built with standard N-channel silicon gate technology, the device requires only a single +5V power supply.

High speed, low-power operation stems from edgeactivated dynamic logic, which produces a typical

16K DYNAMIC RAM MK4816 Figure 2



access time of 100ns at a power-dissipation of only 25mW standby and 150mW active.

System-oriented features include single-pin refresh, automatic refresh in battery back-up mode, and common data I/O. Full TTL compatibility is also provided on all inputs and outputs. See Fig. 2 for the pinout.

The MK4816 can handle a variety of read, write, and refresh cycles. Read and write cycles are initiated by the falling edge of chip enable ($\overline{\text{CE}}$) which also latches the state of 11 address inputs and the chip select input. In a read cycle, data become valid after one access time assuming that both $\overline{\text{CE}}$ and $\overline{\text{OE}}$ (output enable) are low. After the data are read or written, the memory returns to a precharged condition.

After it's fully precharged, the internal logic will initiate a refresh cycle, provided the RFSH pin is brought low during the previous cycle. Waveforms for this type of latched-refresh cycle, together with those for typical read and write cycles, are shown in Fig. 3. Since the single-refresh step renews the charge in only one row of the RAM matrix, 128 such steps must take place every 2ms.

Although latched-refresh operation is particularly convenient for achieving refresh in minimum time, the chip may also be refreshed simply by clocking the RFSH pin 128 times every 2ms, while CE remains high. In this as in all types of refresh cycles, addresses are generated internally and automatically incremented and stored at the end of each refresh cycle. Since the on-chip refresh function in the 4816 uses an extremely small part of chip area, it's clear that, at least for wide-word RAMs, refresh is more efficiently performed on-chip.

Ultimately, the single-pin refresh concept could be extended to fully static operation, by means of an internal oscillator to generate refresh-request pulses at fixed intervals. But this function has not been implemented on the MK4816 because of the long access and cycle times involved and because arbitration logic always has some finite probability of indecision. In such "hidden refresh" designs, if an external cycle is requested at precisely the same time as an internal refresh request, arbitration logic allows either cycle to go ahead, with the other immediately following. From a user's viewpoint, such a "hidden-refresh" device appears totally static with an access time equal to one refresh cycle time plus a normal access time.

Instead, the 4816 has a battery back-up or self-refresh mode, which is initiated after RFSH has been low for about 15 μs . During the self-refresh mode, the states of all inputs except RFSH are ignored and refresh is performed automatically through refresh-request pulses derived from an internal oscillator. A rising edge on RFSH terminates the self-refresh mode and active read or write cycles can follow after one cycle time.


The self-refresh mode, with its fully automatic on-chip timing, is also particularly useful for single-step operation, since it is not necessary to provide external refresh pulses between instructions. The memory will always refresh itself independently of the time interval

between clock pulses. Data can be read during the self-refresh mode since output data will remain valid throughout the self-refresh interval if $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are held low.


The MK4816's memory matrix is structured around a single row of 128 sense amplifiers each fed by a balanced bit line loaded with 64 memory cells. Data from both ends of eight selected bits are amplified, latched and buffered into eight data I/O pins. Input addresses are derived from either the external address pins or the internal refresh counter. Refresh-request pulses controlling the refresh counter are derived either from the RFSH pin itself or the internal oscillator, which also doubles as the charge pump for generating the negative substrate bias.

Architecturally, the MK4816 is easy to use with all microprocessors. As shown in Fig. 4, it can be connected directly to the Z80 with only one logic gate

MK4816 2K x 8 RAM



Built-In Control Logic Figure 4



mil². The 4118, on the other hand, will be run on Mostek's standard N-channel silicon gate production line and is intended for μP applications calling for 10% power-supply tolerance, TTL compatibility, density, low cost, and easy interface. Its access/cycle times are 120, 150, 200, and 250 ns.

FUTURE TRENDS


Obviously, if history means anything, the trend toward higher density will continue—2K x 8 statics are under way and 16K x 1 are planned. These new static RAMs will eventually have to go to a 28-pin package, at least.

Dynamic byte-wide RAMs should also start proliferating. Since this market is geared to reducing space and cost, the dynamic, byte-wide trend may move into any of several directions. On one hand, semiconductor vendors are heavily involved in designing 64K x 1 dynamic RAMs. On the other hand, it is reasonable to expect that a family of devices will also emerge, organized as 4K x 8 and 8K x 8.

However, with rock-bottom cost and space weighing in more heavily than specific implementations, several vendors are considering clocked static RAMs with multiplexed data and address, which will reduce pin count considerably for specialized applications. With a multiplexing scheme, 1K x 8 of RAM could be in a 300-mil wide, 18-pin package.

Clocked multiplexed RAMs can be implemented two ways. One is to multiplex the eight outputs onto eight of the 10 address pins using two clock cycles—one for address and the second for data. But unless the data are unmultiplexed and remultiplexed off-chip to achieve 16 bits of address and data, data width will be limited to 8 bits.


MK4801/4118 BYTE-WIDE STATIC RAMs Figure 6




A better alternative is to multiplex eight bits of address, followed by eight more bits of address, and then multiplex eight data bits onto the same 8-bit bus, using hard-wire select to choose a given package. This method requires three clock cycles for eight data bits or four cycles for 16 data bits.

This latter concept, used successfully at the 4-bit level on the Intel 4004 μP , can result in a very low-cost minimum-pin-count byte-wide memory with the best packing density. The most severe limitation (because of the number of clock cycles) would be lowered data bandwidth, but the success of multiplexed 16-pin dynamic RAMs and the demands for lower costs will outweigh this drawback.

WRITE-CYCLE TIMING OF 4801/4118 8K STATIC Figure 7



1980 MEMORY DESIGNERS GUIDE





MEMORY SYSTEMS

Custom System Engineering

ENGINEERING FOR YOUR CUSTOM PRODUCT


Mostek Memory Systems offers an experienced design team to meet your custom applications. This experience covers the range from small and large capacity single cards to multimegabyte box memories. Custom systems require a close working relationship between buyer and seller to insure a quality product delivered on schedule.

Board density, reliability and quality are just part of the Mostek story; you can also count on value with competitive prices, OEM discounts and a full one year warranty on custom products.



There are many considerations beyond the purchase of materials. Mostek's design team specializes in digital systems and provides continual design update to offer the best value in the industry.

If you are involved in a decision to either build your own product or have Mostek Memory Systems build it for you, please consider the following factors:



	Make	Buy
Cost	Variable—affected by inflation Estimate often low, G&A and overhead not considered	Known and exact
ivery	Subject to internal scheduling priorities	Certain—set by contract
entory	Maximum—typically 60 POs for each memory type	Minimum—one item required
rhead	Maximum added	Minimum added
gn erience	Variable	Team of engineers specialized in memory designs
ranty	Absorbed by manufacturer	One year
pital sources	Must be spent on special test equipment and fixtures	Available for alternate uses.



1215 W Crosby Rd. • Carrollton, Texas 75006 • 214 / 323-6000 In Europe, Contact: MOSTEK Brussels
150 Chaussee de'la Hulpe, B1170, Belgium;
Telephone: 660.69.24

##